Home | History | Annotate | Download | only in TableGen

Lines Matching refs:BitList

83                         const std::vector<unsigned> &BitList, Init *V) {
95 if (BitList.empty())
104 if (!BitList.empty()) {
111 Init *BI = V->convertInitializerTo(BitsRecTy::get(BitList.size()));
123 for (unsigned i = 0, e = BitList.size(); i != e; ++i) {
124 unsigned Bit = BitList[i];
1424 /// ValueSuffix ::= '{' BitList '}'
1425 /// ValueSuffix ::= '[' BitList ']'
1446 // Reverse the bitlist.
1838 std::vector<unsigned> BitList;
1839 if (ParseOptionalBitList(BitList))
1841 std::reverse(BitList.begin(), BitList.end());
1860 return SetValue(CurRec, IdLoc, FieldName, BitList, Val);