HomeSort by relevance Sort by last modified time
    Searched refs:CP0SRSC0_SRS1 (Results 1 - 2 of 2) sorted by null

  /external/qemu/target-mips/
cpu.h 238 #define CP0SRSC0_SRS1 0
translate_init.c 291 (0x3fe << CP0SRSC0_SRS2) | (0x3fe << CP0SRSC0_SRS1),

Completed in 37 milliseconds