HomeSort by relevance Sort by last modified time
    Searched refs:CP0SRSC3_SRS10 (Results 1 - 2 of 2) sorted by null

  /external/qemu/target-mips/
cpu.h 256 #define CP0SRSC3_SRS10 0
translate_init.c 300 (0x3fe << CP0SRSC3_SRS11) | (0x3fe << CP0SRSC3_SRS10),

Completed in 22 milliseconds