/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/radeon/ |
radeon_mipmap_tree.c | 211 mt->bo = radeon_bo_open(rmesa->radeonScreen->bom, 239 radeon_bo_unref(mt->bo); 419 radeon_bo_map(mt->bo, GL_TRUE); 420 dest = mt->bo->ptr + dstlvl->faces[face].offset; 435 radeon_bo_map(image->mt->bo, GL_FALSE); 438 image->mt->bo->ptr + srclvl->faces[face].offset, 440 radeon_bo_unmap(image->mt->bo); 466 radeon_bo_unmap(mt->bo); 588 struct radeon_bo *src_bo = (img->mt) ? img->mt->bo : img->bo; [all...] |
radeon_texstate.c | 634 if (rb->bo == NULL) { 635 /* Failed to BO for the buffer */ 640 if (t->bo) { 641 radeon_bo_unref(t->bo); 642 t->bo = NULL; 644 if (rImage->bo) { 645 radeon_bo_unref(rImage->bo); 646 rImage->bo = NULL; 652 rImage->bo = rb->bo; [all...] |
radeon_pixel_read.c | 147 dst_buffer = get_radeon_buffer_object(pack->BufferObj)->bo; 159 rrb->bo,
|
/external/mesa3d/src/gallium/drivers/r600/ |
evergreen_compute.c | 358 assert(resources[i].bo); 360 resources[i].bo, 367 if (resources[i].bo) { 368 onebo = resources[i].bo; 370 resources[i].bo, 377 resources[i].bo, 561 evergreen_set_rat(ctx->cs_shader_state.shader, 0, pool->bo, 0, pool->size_in_dw * 4); 563 (struct pipe_resource*)pool->bo); 819 if (!(map = ctx->ws->buffer_map(buffer->chunk->pool->bo->cs_buf, 839 ctx->ws->buffer_unmap(buffer->chunk->pool->bo->cs_buf) [all...] |
/external/mesa3d/src/mesa/drivers/dri/radeon/ |
radeon_mipmap_tree.c | 211 mt->bo = radeon_bo_open(rmesa->radeonScreen->bom, 239 radeon_bo_unref(mt->bo); 419 radeon_bo_map(mt->bo, GL_TRUE); 420 dest = mt->bo->ptr + dstlvl->faces[face].offset; 435 radeon_bo_map(image->mt->bo, GL_FALSE); 438 image->mt->bo->ptr + srclvl->faces[face].offset, 440 radeon_bo_unmap(image->mt->bo); 466 radeon_bo_unmap(mt->bo); 588 struct radeon_bo *src_bo = (img->mt) ? img->mt->bo : img->bo; [all...] |
radeon_texstate.c | 634 if (rb->bo == NULL) { 635 /* Failed to BO for the buffer */ 640 if (t->bo) { 641 radeon_bo_unref(t->bo); 642 t->bo = NULL; 644 if (rImage->bo) { 645 radeon_bo_unref(rImage->bo); 646 rImage->bo = NULL; 652 rImage->bo = rb->bo; [all...] |
radeon_pixel_read.c | 147 dst_buffer = get_radeon_buffer_object(pack->BufferObj)->bo; 159 rrb->bo,
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv50/ |
nv50_state_validate.c | 24 struct nouveau_bo *bo = mt->base.bo; local 27 PUSH_DATAh(push, bo->offset + sf->offset); 28 PUSH_DATA (push, bo->offset + sf->offset); 30 if (likely(nouveau_bo_memtype(bo))) { 65 struct nouveau_bo *bo = mt->base.bo; local 69 PUSH_DATAh(push, bo->offset + sf->offset); 70 PUSH_DATA (push, bo->offset + sf->offset);
|
nv50_surface.c | 77 struct nouveau_bo *bo = mt->base.bo; local 102 if (!nouveau_bo_memtype(bo)) { 110 PUSH_DATAh(push, bo->offset + offset); 111 PUSH_DATA (push, bo->offset + offset); 122 PUSH_DATAh(push, bo->offset + offset); 123 PUSH_DATA (push, bo->offset + offset); 279 struct nouveau_bo *bo = mt->base.bo; local 293 PUSH_DATAh(push, bo->offset + sf->offset) 337 struct nouveau_bo *bo = mt->base.bo; local [all...] |
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeonsi/ |
radeonsi_pipe.c | 63 if (!rscreen->fences.bo) { 65 rscreen->fences.bo = si_resource_create_custom(&rscreen->screen, 68 if (!rscreen->fences.bo) { 69 R600_ERR("r600: failed to create bo for fence objects\n"); 72 rscreen->fences.data = rctx->ws->buffer_map(rscreen->fences.bo->cs_buf, 120 si_context_emit_fence(rctx, rscreen->fences.bo, fence->index, 1); 122 /* Create a dummy BO so that fence_finish without a timeout can sleep waiting for completion */ 501 if (rscreen->fences.bo) { 509 rscreen->ws->buffer_unmap(rscreen->fences.bo->cs_buf); 510 si_resource_reference(&rscreen->fences.bo, NULL) [all...] |
/external/mesa3d/src/gallium/drivers/nv50/ |
nv50_state_validate.c | 24 struct nouveau_bo *bo = mt->base.bo; local 27 PUSH_DATAh(push, bo->offset + sf->offset); 28 PUSH_DATA (push, bo->offset + sf->offset); 30 if (likely(nouveau_bo_memtype(bo))) { 65 struct nouveau_bo *bo = mt->base.bo; local 69 PUSH_DATAh(push, bo->offset + sf->offset); 70 PUSH_DATA (push, bo->offset + sf->offset);
|
nv50_surface.c | 77 struct nouveau_bo *bo = mt->base.bo; local 102 if (!nouveau_bo_memtype(bo)) { 110 PUSH_DATAh(push, bo->offset + offset); 111 PUSH_DATA (push, bo->offset + offset); 122 PUSH_DATAh(push, bo->offset + offset); 123 PUSH_DATA (push, bo->offset + offset); 279 struct nouveau_bo *bo = mt->base.bo; local 293 PUSH_DATAh(push, bo->offset + sf->offset) 337 struct nouveau_bo *bo = mt->base.bo; local [all...] |
/external/mesa3d/src/gallium/drivers/radeonsi/ |
radeonsi_pipe.c | 63 if (!rscreen->fences.bo) { 65 rscreen->fences.bo = si_resource_create_custom(&rscreen->screen, 68 if (!rscreen->fences.bo) { 69 R600_ERR("r600: failed to create bo for fence objects\n"); 72 rscreen->fences.data = rctx->ws->buffer_map(rscreen->fences.bo->cs_buf, 120 si_context_emit_fence(rctx, rscreen->fences.bo, fence->index, 1); 122 /* Create a dummy BO so that fence_finish without a timeout can sleep waiting for completion */ 501 if (rscreen->fences.bo) { 509 rscreen->ws->buffer_unmap(rscreen->fences.bo->cs_buf); 510 si_resource_reference(&rscreen->fences.bo, NULL) [all...] |
/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/i965/ |
brw_context.h | 627 drm_intel_bo *bo; member in struct:brw_cache 682 drm_intel_bo *bo; member in struct:brw_vertex_buffer 710 /** Last query BO associated with this query. */ 711 drm_intel_bo *bo; member in struct:brw_query_object 712 /** First index in bo with query data for this object. */ 714 /** Last index in bo with query data for this object. */ 786 drm_intel_bo *bo; member in struct:brw_context::__anon15060 1038 drm_intel_bo *bo; member in struct:brw_context::__anon15070 [all...] |
brw_cc.c | 217 cc->cc4.cc_viewport_state_offset = (intel->batch.bo->offset + 223 drm_intel_bo_emit_reloc(brw->intel.batch.bo, 226 intel->batch.bo, brw->cc.vp_offset,
|
/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/intel/ |
intel_tex_copy.c | 125 region->bo, 129 intelImage->mt->region->bo,
|
intel_tex_subimage.c | 79 if (!drm_intel_bo_busy(intelImage->mt->region->bo)) 94 "subimage blit bo", 139 intelImage->mt->region->bo, 0,
|
/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/r200/ |
r200_maos_arrays.c | 117 if (!rmesa->radeon.tcl.aos[i].bo) { 176 if (!rmesa->radeon.tcl.aos[nr].bo) {
|
r200_cmdbuf.c | 222 struct radeon_bo *bo, 235 OUT_BATCH_RELOC(offset, bo, offset, RADEON_GEM_DOMAIN_GTT, 0, 0); 280 rmesa->radeon.tcl.aos[i+0].bo, 286 rmesa->radeon.tcl.aos[i+1].bo, 294 rmesa->radeon.tcl.aos[nr-1].bo,
|
/external/mesa3d/src/mesa/drivers/dri/i965/ |
brw_context.h | 627 drm_intel_bo *bo; member in struct:brw_cache 682 drm_intel_bo *bo; member in struct:brw_vertex_buffer 710 /** Last query BO associated with this query. */ 711 drm_intel_bo *bo; member in struct:brw_query_object 712 /** First index in bo with query data for this object. */ 714 /** Last index in bo with query data for this object. */ 786 drm_intel_bo *bo; member in struct:brw_context::__anon25402 1038 drm_intel_bo *bo; member in struct:brw_context::__anon25412 [all...] |
brw_cc.c | 217 cc->cc4.cc_viewport_state_offset = (intel->batch.bo->offset + 223 drm_intel_bo_emit_reloc(brw->intel.batch.bo, 226 intel->batch.bo, brw->cc.vp_offset,
|
/external/mesa3d/src/mesa/drivers/dri/intel/ |
intel_tex_copy.c | 125 region->bo, 129 intelImage->mt->region->bo,
|
intel_tex_subimage.c | 79 if (!drm_intel_bo_busy(intelImage->mt->region->bo)) 94 "subimage blit bo", 139 intelImage->mt->region->bo, 0,
|
/external/mesa3d/src/mesa/drivers/dri/r200/ |
r200_maos_arrays.c | 117 if (!rmesa->radeon.tcl.aos[i].bo) { 176 if (!rmesa->radeon.tcl.aos[nr].bo) {
|
r200_cmdbuf.c | 222 struct radeon_bo *bo, 235 OUT_BATCH_RELOC(offset, bo, offset, RADEON_GEM_DOMAIN_GTT, 0, 0); 280 rmesa->radeon.tcl.aos[i+0].bo, 286 rmesa->radeon.tcl.aos[i+1].bo, 294 rmesa->radeon.tcl.aos[nr-1].bo,
|