Home | History | Annotate | Download | only in SelectionDAG

Lines Matching defs:RR

2482   SDValue LL, LR, RL, RR, CC0, CC1;
2650 if (isSetCCEquivalent(N0, LL, LR, CC0) && isSetCCEquivalent(N1, RL, RR, CC1)){
2654 if (LR == RR && isa<ConstantSDNode>(LR) && Op0 == Op1 &&
2679 if (LL == RR && LR == RL) {
2681 std::swap(RL, RR);
2683 if (LL == RL && LR == RR) {
3096 SDValue LL, LR, RL, RR, CC0, CC1;
3165 if (isSetCCEquivalent(N0, LL, LR, CC0) && isSetCCEquivalent(N1, RL, RR, CC1)){
3169 if (LR == RR && isa<ConstantSDNode>(LR) && Op0 == Op1 &&
3191 if (LL == RR && LR == RL) {
3193 std::swap(RL, RR);
3195 if (LL == RL && LR == RR) {