Home | History | Annotate | Download | only in AArch64

Lines Matching refs:v4i16

61     addRegisterClass(MVT::v4i16, &AArch64::VPR64RegClass);
275     setOperationAction(ISD::BUILD_VECTOR, MVT::v4i16, Custom);
287     setOperationAction(ISD::SETCC, MVT::v4i16, Custom);
2695     VT = is128Bits ? MVT::v8i16 : MVT::v4i16;