Home | History | Annotate | Download | only in ARM

Lines Matching refs:is64BitVector

284   SDValue GetVLDSTAlign(SDValue Align, unsigned NumVecs, bool is64BitVector);
1666                                        bool is64BitVector) {
1668   if (!is64BitVector && NumVecs < 3)
1744   bool is64BitVector = VT.is64BitVector();
1745   Align = GetVLDSTAlign(Align, NumVecs, is64BitVector);
1771     if (!is64BitVector)
1787   if (is64BitVector || NumVecs <= 2) {
1788     unsigned Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :
1852   unsigned Sub0 = (is64BitVector ? ARM::dsub_0 : ARM::qsub_0);
1880   bool is64BitVector = VT.is64BitVector();
1881   Align = GetVLDSTAlign(Align, NumVecs, is64BitVector);
1912   if (is64BitVector || NumVecs <= 2) {
1916     } else if (is64BitVector) {
1938     unsigned Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :
2027   bool is64BitVector = VT.is64BitVector();
2061     if (!is64BitVector)
2085     if (is64BitVector)
2094     if (is64BitVector)
2105   unsigned Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :
2116   unsigned Sub0 = is64BitVector ? ARM::dsub_0 : ARM::qsub_0;