Home | History | Annotate | Download | only in ARM

Lines Matching refs:RegVT

2021         EVT RegVT = VA.getLocVT();
2035 if (RegVT == MVT::v2f64) {
2893 EVT RegVT = VA.getLocVT();
2924 if (RegVT == MVT::f32)
2926 else if (RegVT == MVT::f64)
2928 else if (RegVT == MVT::v2f64)
2930 else if (RegVT == MVT::i32)
2935 llvm_unreachable("RegVT not supported by FORMAL_ARGUMENTS Lowering");
2939 ArgValue = DAG.getCopyFromReg(Chain, dl, Reg, RegVT);
2952 ArgValue = DAG.getNode(ISD::AssertSext, dl, RegVT, ArgValue,
2957 ArgValue = DAG.getNode(ISD::AssertZext, dl, RegVT, ArgValue,