Lines Matching refs:v16f32
61 addRegisterClass(MVT::v16f32, &AMDGPU::VReg_512RegClass);68 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v16f32, Expand);