Lines Matching refs:v4i1
38 addRegisterClass(MVT::v4i1, &AMDGPU::VReg_128RegClass);79 setOperationAction(ISD::SETCC, MVT::v4i1, Expand);