Lines Matching refs:getTargetInsertSubreg
1783 DstReg64 = DAG.getTargetInsertSubreg(SP::sub_even, dl, MVT::f64,1785 DstReg64 = DAG.getTargetInsertSubreg(SP::sub_odd, dl, MVT::f64,