/external/llvm/lib/Target/PowerPC/InstPrinter/ |
PPCInstPrinter.cpp | 34 unsigned char SH = MI->getOperand(2).getImm(); 38 if (SH <= 31 && MB == 0 && ME == (31-SH)) { 41 if (SH <= 31 && MB == (32-SH) && ME == 31) { 43 SH = 32-SH; 49 O << ", " << (unsigned int)SH; 67 unsigned char SH = MI->getOperand(2).getImm(); 69 // rldicr RA, RS, SH, 63-SH == sldi RA, RS, S [all...] |
/external/skia/gm/ |
strokerects.cpp | 21 static const SkScalar SH = SkIntToScalar(H); 58 canvas->translate(SW * x, SH * y); 61 , SW - SkIntToScalar(2), SH - SkIntToScalar(2)
|
strokes.cpp | 19 static const SkScalar SH = SkIntToScalar(H); 58 canvas->translate(0, SH * y); 61 , SW - SkIntToScalar(2), SH - SkIntToScalar(2) 118 canvas->translate(0, SH * y); 122 SH - SkIntToScalar(2))); 128 rotate(SkIntToScalar(15), SW/2, SH/2, canvas);
|
/external/llvm/lib/Target/PowerPC/ |
PPCISelDAGToDAG.cpp | 99 unsigned &SH, unsigned &MB, unsigned &ME); 357 bool isShiftMask, unsigned &SH, 391 SH = Shift & 31; 415 unsigned Value, SH = 0; 447 SH = (Op1Opc == ISD::SHL) ? Value : 32 - Value; 456 SH = (SHOpc == ISD::SHL) ? Value : 32 - Value; 460 SH &= 31; 461 SDValue Ops[] = { Op0, Op1, getI32Imm(SH), getI32Imm(MB), [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
TargetLowering.cpp | [all...] |
/external/qemu/tcg/ppc/ |
tcg-target.c | 400 #define SH(s) ((s)<<11) 559 | SH (32 - (TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS)) 574 | SH (0) 755 | SH (32 - (TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS)) 770 | SH (0) 807 | SH (0) 815 | SH (0) 1125 int crop, sh, arg; local 1152 | SH (27) 1192 sh = 30 [all...] |
/external/qemu/tcg/ppc64/ |
tcg-target.c | 397 #define SH(s) ((s)<<11) 443 static void tcg_out_rld (TCGContext *s, int op, int ra, int rs, int sh, int mb) 445 sh = SH (sh & 0x1f) | (((sh >> 5) & 1) << 1); 447 tcg_out32 (s, op | RA (ra) | RS (rs) | sh | mb); 578 | SH (32 - (TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS)) 588 | SH (0) 1053 int crop, sh, arg local 1479 int sh = SH (args[2] & 0x1f) | (((args[2] >> 5) & 1) << 1); local [all...] |
/system/core/libpixelflinger/codeflinger/ |
MIPSAssembler.cpp | 947 mMips->SH(Rd, Rn, amode.value); 950 mMips->SH(Rd, Rn, 0); 960 mMips->SH(Rd, R_at, 0); [all...] |
/external/qemu/ |
ppc-dis.c | 753 /* The SH field in an X or M form instruction. */ 754 #define SH RSO + 1 757 #define EVUIMM SH 760 /* The SH field in an MD form instruction. This is split. */ 761 #define SH6 SH + 1 765 /* The SH field of the tlbwe instruction, which is optional. */ 883 /* SH field starting at bit position 16. */ [all...] |
/external/eclipse-basebuilder/basebuilder-3.6.2/org.eclipse.releng.basebuilder/plugins/ |
org.apache.lucene.analysis_1.9.1.v20100518-1140.jar | |