/external/llvm/lib/Target/Sparc/ |
SparcInstr64Bit.td | 100 // 3 instrs: 105 // 4 instrs: 110 // 5 instrs: 117 // Worst case is 6 instrs:
|
/external/valgrind/main/coregrind/m_debuginfo/ |
readdwarf.c | 3658 UChar* instrs; member in struct:__anon29565 [all...] |
/external/llvm/include/llvm/Target/ |
TargetSchedule.td | 59 def instrs; 348 dag Instrs = instrlist;
|
/external/valgrind/main/callgrind/ |
bb.c | 264 " new: Obj %s, Off %#lx, BBOff %#lx, Instrs %u\n", 268 " old: Obj %s, Off %#lx, BBOff %#lx, Instrs %u\n",
|
main.c | 817 /*INOUT*/ UInt* instrs, 842 (*instrs)++; [all...] |
/external/llvm/lib/CodeGen/ |
ExpandPostRAPseudos.cpp | 182 << "********** EXPANDING POST-RA PSEUDO INSTRS **********\n"
|
/external/chromium_org/tools/traceline/traceline/ |
main.cc | 190 std::string instrs; local 225 instrs.assign(buf + 5, instr_bytes); 246 instrs.assign(buf + 5, instr_bytes); 265 return instrs; [all...] |
/external/emma/core/java12/com/vladium/emma/data/ |
MethodDescriptor.java | 201 s.append (indent + INDENT_INCREMENT + "block " + bl + " (" + m_blockSizes [bl] + " instrs) : ");
|
/external/llvm/include/llvm/Support/ |
CallSite.h | 1 //===-- llvm/Support/CallSite.h - Abstract Call & Invoke instrs -*- C++ -*-===//
|
/external/llvm/lib/Target/Hexagon/ |
HexagonAsmPrinter.cpp | 1 //===-- HexagonAsmPrinter.cpp - Print machine instrs to Hexagon assembly --===//
|
/external/v8/src/ |
lithium-allocator.cc | 1441 const ZoneList<LInstruction*>* instrs = chunk_->instructions(); local [all...] |
/external/elfutils/libcpu/ |
i386_parse.y | 243 spec: masks kPERCPERC '\n' instrs 278 instrs: instrs '\n' instr label [all...] |
/external/llvm/include/llvm/Analysis/ |
InstructionSimplify.h | 1 //===-- InstructionSimplify.h - Fold instrs into simpler forms --*- C++ -*-===//
|
/external/llvm/lib/MC/ |
MCDwarf.cpp | [all...] |
/external/llvm/lib/Target/ARM/ |
ARM.td | 90 "Prefer 32-bit Thumb instrs">;
|
MLxExpansionPass.cpp | 1 //===-- MLxExpansionPass.cpp - Expand MLx instrs to avoid hazards ---------===//
|
README-Thumb.txt | 14 instrs with a single register.
|
Thumb2SizeReduction.cpp | 29 STATISTIC(NumNarrows, "Number of 32-bit instrs reduced to 16-bit ones"); 30 STATISTIC(Num2Addrs, "Number of 32-bit instrs reduced to 2addr 16-bit ones"); [all...] |
/external/llvm/lib/Transforms/InstCombine/ |
InstCombine.h | 267 Worklist.AddUsersToWorkList(I); // Add all modified instrs to worklist.
|
/external/llvm/lib/Target/Mips/ |
MipsInstrFPU.td | 543 // This pseudo instr gets expanded into 2 mtc1 instrs after register 551 // This pseudo instr gets expanded into 2 mfc1 instrs after register
|
/external/llvm/lib/Target/SystemZ/ |
SystemZInstrFormats.td | 387 class InstRS<bits<8> op, dag outs, dag ins, string asmstr, list<dag> pattern> [all...] |
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/llvmpipe/ |
lp_state_fs.c | [all...] |
/external/mesa3d/src/gallium/drivers/llvmpipe/ |
lp_state_fs.c | [all...] |
/external/valgrind/main/lackey/ |
lk_main.c | 937 VG_(umsg)(" guest instrs: %'llu\n", n_guest_instrs); 943 VG_(umsg)(" guest instrs : SB entered = %'llu : 10\n", [all...] |
/dalvik/vm/oo/ |
Object.h | 81 CLASS_ISOPTIMIZED = (1<<17), // class may contain opt instrs
|