/external/llvm/include/llvm/CodeGen/ |
ValueTypes.h | 46 i32 = 4, // This is a 32 bit integer value enumerator in enum:llvm::MVT::SimpleValueType 82 v1i32 = 31, // 1 x i32 83 v2i32 = 32, // 2 x i32 84 v4i32 = 33, // 4 x i32 85 v8i32 = 34, // 8 x i32 86 v16i32 = 35, // 16 x i32 284 case v16i32: return i32; 370 case i32 : 472 return MVT::i32; 508 case MVT::i32 [all...] |
/external/llvm/lib/Target/Mips/ |
MipsSEISelDAGToDAG.cpp | 353 Mips::ZERO, MVT::i32); 408 if (PtrVT == MVT::i32) { 432 SDValue RegClass = CurDAG->getTargetConstant(RCID, MVT::i32); 433 SDValue LoIdx = CurDAG->getTargetConstant(Mips::sub_lo, MVT::i32); 434 SDValue HiIdx = CurDAG->getTargetConstant(Mips::sub_hi, MVT::i32);
|
/external/llvm/test/MC/ARM/ |
neon-add-encoding.s | 10 @ CHECK: vadd.i32 d16, d17, d16 @ encoding: [0xa0,0x08,0x61,0xf2] 11 vadd.i32 d16, d17, d16 225 @ CHECK: vaddhn.i32 d16, q8, q9 @ encoding: [0xa2,0x04,0xd0,0xf2] 226 vaddhn.i32 d16, q8, q9 231 @ CHECK: vraddhn.i32 d16, q8, q9 @ encoding: [0xa2,0x04,0xd0,0xf3] 232 vraddhn.i32 d16, q8, q9 241 vadd.i32 d8, d2 246 vadd.i32 q8, q2 251 @ CHECK: vadd.i32 d8, d8, d2 @ encoding: [0x02,0x88,0x28,0xf2] 256 @ CHECK: vadd.i32 q8, q8, q2 @ encoding: [0xc4,0x08,0x60,0xf2 [all...] |
neon-shift-encoding.s | 10 vshl.i32 d16, d16, #31 18 vshl.i32 q8, q8, #31 27 @ CHECK: vshl.i32 d16, d16, #31 @ encoding: [0x30,0x05,0xff,0xf2] 35 @ CHECK: vshl.i32 q8, q8, #31 @ encoding: [0x70,0x05,0xff,0xf2] 261 vshll.i32 q8, d16, #32 271 @ CHECK: vshll.i32 q8, d16, #32 @ encoding: [0x20,0x03,0xfa,0xf3] 274 vshrn.i32 d16, q8, #16 278 @ CHECK: vshrn.i32 d16, q8, #16 @ encoding: [0x30,0x08,0xd0,0xf2] 351 vrshrn.i32 d16, q8, #16 361 @ CHECK: vrshrn.i32 d16, q8, #16 @ encoding: [0x70,0x08,0xd0,0xf2 [all...] |
neont2-pairwise-encoding.s | 6 vpadd.i32 d14, d1, d13 11 @ CHECK: vpadd.i32 d14, d1, d13 @ encoding: [0x21,0xef,0x1d,0xeb]
|
/external/mesa3d/src/gallium/drivers/radeon/ |
SIISelLowering.cpp | 32 addRegisterClass(MVT::i32, &AMDGPU::VReg_32RegClass); 45 setOperationAction(ISD::ADD, MVT::i32, Legal); 47 setOperationAction(ISD::BR_CC, MVT::i32, Custom); 53 setOperationAction(ISD::LOAD, MVT::i32, Custom); 57 setOperationAction(ISD::SELECT_CC, MVT::i32, Custom);
|
AMDGPUISelLowering.cpp | 39 setOperationAction(ISD::UDIV, MVT::i32, Expand); 40 setOperationAction(ISD::UDIVREM, MVT::i32, Custom); 41 setOperationAction(ISD::UREM, MVT::i32, Expand);
|
/external/stlport/src/ |
num_get_float.cpp | 50 } i32; member in union:_ll 579 v.ieee.mantissa0 = vv.i32.hi; 580 v.ieee.mantissa1 = vv.i32.lo; 635 v.ieee.mantissa0 = vv.i32.hi; 636 v.ieee.mantissa1 = vv.i32.lo;
|
/ndk/sources/cxx-stl/stlport/src/ |
num_get_float.cpp | 50 } i32; member in union:_ll 579 v.ieee.mantissa0 = vv.i32.hi; 580 v.ieee.mantissa1 = vv.i32.lo; 635 v.ieee.mantissa0 = vv.i32.hi; 636 v.ieee.mantissa1 = vv.i32.lo;
|
/external/chromium_org/third_party/icu/source/test/iotest/ |
strtst.c | 748 int32_t i32 = -1, actual_count, actual_result; local 751 if (u_sscanf(testStr, "%*3[123]%n%*[1-9]", &i32) != 0) { 754 if (i32 != 3) { 755 log_err("test 1: scanf returned %hd instead of 3\n", i32); 769 actual_result = u_sscanf(x15, "%C%d%n", &character, &i32, &actual_count); 776 if (i32 != 15) { 777 log_err("scanf should return 15 for the number, but returned %d\n", i32);
|
/external/icu4c/test/iotest/ |
strtst.c | 748 int32_t i32 = -1, actual_count, actual_result; local 751 if (u_sscanf(testStr, "%*3[123]%n%*[1-9]", &i32) != 0) { 754 if (i32 != 3) { 755 log_err("test 1: scanf returned %hd instead of 3\n", i32); 769 actual_result = u_sscanf(x15, "%C%d%n", &character, &i32, &actual_count); 776 if (i32 != 15) { 777 log_err("scanf should return 15 for the number, but returned %d\n", i32);
|
/cts/tests/tests/renderscript/src/android/renderscript/cts/ |
ScriptGroupTest.java | 201 Type connect = new Type.Builder(mRS, Element.I32(mRS)).setX(bDimX).create(); 202 Type compareType = new Type.Builder(mRS, Element.I32(mRS)).create(); 276 Type i32 = new Type.Builder(mRS, Element.I32(mRS)).setX(1).create(); local 279 Allocation aFailed = Allocation.createTyped(mRS, i32); 280 Allocation aSharedInt = Allocation.createTyped(mRS, i32);
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
AMDGPUISelLowering.cpp | 39 setOperationAction(ISD::UDIV, MVT::i32, Expand); 40 setOperationAction(ISD::UDIVREM, MVT::i32, Custom); 41 setOperationAction(ISD::UREM, MVT::i32, Expand);
|
/frameworks/av/media/libstagefright/codecs/on2/h264dec/source/ |
TestBenchMultipleInstance.c | 63 i32 instCount, instRunning; 64 i32 i; 446 void H264SwDecMemset(void *ptr, i32 value, u32 count)
|
EvaluationTestBench.c | 346 void H264SwDecMemset(void *ptr, i32 value, u32 count)
|
/external/chromium_org/third_party/libusb/src/msvc/ |
stdint.h | 249 #define UINT32_C(val) (val##i32)
|
/external/chromium_org/third_party/mesa/src/include/c99/ |
stdint.h | 232 #define INT32_C(val) val##i32
|
/external/chromium_org/third_party/re2/mswin/ |
stdint.h | 232 #define INT32_C(val) val##i32
|
/external/llvm/lib/Target/Sparc/ |
SparcISelLowering.h | 74 virtual MVT getScalarShiftAmountTy(EVT LHSTy) const { return MVT::i32; }
|
/external/llvm/lib/Target/SystemZ/ |
SystemZSelectionDAGInfo.cpp | 123 DAG.getConstant(Bytes - 1, MVT::i32));
|
/external/mesa3d/include/c99/ |
stdint.h | 232 #define INT32_C(val) val##i32
|
/external/chromium/base/win/ |
scoped_variant.cc | 144 void ScopedVariant::Set(int32 i32) { 147 var_.lVal = i32;
|
/external/chromium_org/base/win/ |
scoped_variant.cc | 144 void ScopedVariant::Set(int32 i32) { 147 var_.lVal = i32;
|
/external/llvm/include/llvm/Support/ |
DataTypes.h.cmake | 150 # define INT32_C(C) C##i32
|
DataTypes.h.in | 148 # define INT32_C(C) C##i32
|