Lines Matching full:vldrd
719 void ArmAssembler::vldrd(DRegister dd, Address ad, Condition cond) {1316 vldrd(reg, Address(base, offset), cond);