Lines Matching full:lo_half
1219 const RegType& lo_half1221 reg_line->SetRegisterTypeWide(arg_start + cur_arg, lo_half, hi_half);