Home | History | Annotate | Download | only in arm

Lines Matching refs:src4

338             Register src4,
343     ASSERT(!src1.is(src4));
344     ASSERT(!src2.is(src4));
345     ASSERT(!src3.is(src4));
348         if (src3.code() > src4.code()) {
351               src1.bit() | src2.bit() | src3.bit() | src4.bit(),
355           str(src4, MemOperand(sp, 4, NegPreIndex), cond);
359         Push(src3, src4, cond);
363       Push(src2, src3, src4, cond);
400            Register src4,
405     ASSERT(!src1.is(src4));
406     ASSERT(!src2.is(src4));
407     ASSERT(!src3.is(src4));
410         if (src3.code() > src4.code()) {
413               src1.bit() | src2.bit() | src3.bit() | src4.bit(),
416           ldr(src4, MemOperand(sp, 4, PostIndex), cond);
420         Pop(src3, src4, cond);
424       Pop(src2, src3, src4, cond);