Lines Matching full:cacheline
991 * perhaps setting it to a cacheline in size (since that will maintain992 * cacheline alignment of the DMA). It must be a power of 2.
