Lines Matching refs:isReg
544 assert(Op.isReg() && "KILL instruction must have only register operands");575 bool Deref = MI->getOperand(0).isReg() && MI->getOperand(1).isImm();599 if (MI->getOperand(0).isReg()) {
