Home | History | Annotate | Download | only in SelectionDAG

Lines Matching full:bitwidth

249 FunctionLoweringInfo::GetLiveOutRegInfo(unsigned Reg, unsigned BitWidth) {
257   if (BitWidth > LOI->KnownZero.getBitWidth()) {
259     LOI->KnownZero = LOI->KnownZero.zextOrTrunc(BitWidth);
260     LOI->KnownOne = LOI->KnownOne.zextOrTrunc(BitWidth);
284   unsigned BitWidth = IntVT.getSizeInBits();
295     APInt Zero(BitWidth, 0);
302     APInt Val = CI->getValue().zextOrTrunc(BitWidth);
314     const LiveOutInfo *SrcLOI = GetLiveOutRegInfo(SrcReg, BitWidth);
322   assert(DestLOI.KnownZero.getBitWidth() == BitWidth &&
323          DestLOI.KnownOne.getBitWidth() == BitWidth &&
330       APInt Zero(BitWidth, 0);
337       APInt Val = CI->getValue().zextOrTrunc(BitWidth);
351     const LiveOutInfo *SrcLOI = GetLiveOutRegInfo(SrcReg, BitWidth);