Home | History | Annotate | Download | only in SelectionDAG

Lines Matching refs:SINCOS_F64

2112   case MVT::f64:     LC = RTLIB::SINCOS_F64; break;
2162   case MVT::f64:     LC = RTLIB::SINCOS_F64; break;