Lines Matching full:reducing
262 /// forceUnitLatencies - Register-pressure-reducing scheduling doesn't2066 // compensated by reducing NumRegDefsLeft in PredSU during2811 /// after N, which shortens the U->N live range, reducing
