Home | History | Annotate | Download | only in AArch64

Lines Matching refs:v16i8

65     addRegisterClass(MVT::v16i8, &AArch64::VPR128RegClass);
274 setOperationAction(ISD::BUILD_VECTOR, MVT::v16i8, Custom);
286 setOperationAction(ISD::SETCC, MVT::v16i8, Custom);
2690 VT = is128Bits ? MVT::v16i8 : MVT::v8i8;
3189 EVT CanonicalVT = VT.is128BitVector() ? MVT::v16i8 : MVT::v8i8;