Home | History | Annotate | Download | only in AArch64

Lines Matching refs:v4f32

69     addRegisterClass(MVT::v4f32, &AArch64::VPR128RegClass);
282 setOperationAction(ISD::BUILD_VECTOR, MVT::v4f32, Custom);
293 setOperationAction(ISD::SETCC, MVT::v4f32, Custom);
3326 if (((VT == MVT::v2f32 || VT == MVT::v4f32) && SplatBitSize == 32) ||