Home | History | Annotate | Download | only in AArch64

Lines Matching refs:v8i16

66     addRegisterClass(MVT::v8i16, &AArch64::VPR128RegClass);
276 setOperationAction(ISD::BUILD_VECTOR, MVT::v8i16, Custom);
288 setOperationAction(ISD::SETCC, MVT::v8i16, Custom);
2695 VT = is128Bits ? MVT::v8i16 : MVT::v4i16;