Home | History | Annotate | Download | only in ARM

Lines Matching refs:DefAlign

2791                                   unsigned DefIdx, unsigned DefAlign) const {
2818     if ((isSLoad && (RegNo % 2)) || DefAlign < 8)
2832                                  unsigned DefIdx, unsigned DefAlign) const {
2851     if ((RegNo % 2) || DefAlign < 8)
2935                                     unsigned DefIdx, unsigned DefAlign,
2960     DefCycle = getVLDMDefCycle(ItinData, DefMCID, DefClass, DefIdx, DefAlign);
2981     DefCycle = getLDMDefCycle(ItinData, DefMCID, DefClass, DefIdx, DefAlign);
3102                             const MCInstrDesc *DefMCID, unsigned DefAlign) {
3162   if (DefAlign < 8 && Subtarget.isLikeA9()) {
3347   unsigned DefAlign = DefMI->hasOneMemOperand()
3353   int Latency = getOperandLatency(ItinData, *DefMCID, DefIdx, DefAlign,
3363   Adj += adjustDefLatency(Subtarget, DefMI, DefMCID, DefAlign);
3396   unsigned DefAlign = !DefMN->memoperands_empty()
3401   int Latency = getOperandLatency(ItinData, DefMCID, DefIdx, DefAlign,
3461   if (DefAlign < 8 && Subtarget.isLikeA9())
3626   unsigned DefAlign = MI->hasOneMemOperand()
3628   int Adj = adjustDefLatency(Subtarget, MI, &MCID, DefAlign);