Home | History | Annotate | Download | only in ARM

Lines Matching refs:AddDefaultPred

280     AddDefaultPred(MIB);
2273     AddDefaultPred
2415     AddDefaultPred(MIB);
2734     AddDefaultPred(MIB.addReg(SrcReg, isKill * RegState::Kill).addImm(ImmEnc));