Home | History | Annotate | Download | only in ARM

Lines Matching refs:addImm

339       .addReg(Base, getKillRegState(BaseKill)).addImm(Offset)
340       .addImm(Pred).addReg(PredReg).addReg(0);
351     .addImm(Pred).addReg(PredReg);
780     .addImm(Pred).addReg(PredReg);
933       .addImm(Pred).addReg(PredReg)
943           .addReg(Base).addImm(Offset).addImm(Pred).addReg(PredReg);
948           .addReg(Base).addReg(0).addImm(Offset).addImm(Pred).addReg(PredReg);
955         .addReg(Base).addImm(Offset).addImm(Pred).addReg(PredReg);
967         .addReg(Base).addReg(0).addImm(Offset).addImm(Pred).addReg(PredReg);
973         .addReg(Base).addImm(Offset).addImm(Pred).addReg(PredReg);
1086     MIB.addImm(Offset).addImm(Pred).addReg(PredReg);
1092     MIB.addImm(Offset).addImm(Pred).addReg(PredReg);
1141           .addImm(Pred).addReg(PredReg)
1148           .addImm(Pred).addReg(PredReg)
1769             MIB.addImm(Offset).addImm(Pred).addReg(PredReg);
1783             MIB.addImm(Offset).addImm(Pred).addReg(PredReg);