Home | History | Annotate | Download | only in Hexagon

Lines Matching refs:isReg

252     bool isReg() const { return Kind == CV_Register; }
256 assert(isReg() && "Wrong CountValue accessor");
260 assert(isReg() && "Wrong CountValue accessor");
270 if (isReg()) { OS << PrintReg(Contents.R.Reg, TRI, Contents.R.Sub); }
527 if (Op1.isReg()) {
564 if (InitialValue->isReg()) {
591 if (InitialValue->isReg()) {
598 if (EndValue->isReg()) {
624 if (Start->isReg()) {
629 if (End->isReg()) {
635 assert (Start->isReg() || Start->isImm());
636 assert (End->isReg() || End->isImm());
721 bool RegToImm = Start->isReg() && End->isImm(); // for (reg..imm)
722 bool RegToReg = Start->isReg() && End->isReg(); // for (reg..reg)
759 if (Start->isReg()) {
860 if (!MO.isReg() || !MO.isDef())
897 if (!MO.isReg() || !MO.isDef())
917 if (!OPO.isReg() || !OPO.isDef())
952 if (!MO.isReg() || !MO.isDef())
1043 if (TripCount->isReg()) {
1080 if (TripCount->isReg()) {
1171 if (MO.isReg() && MO.isUse()) {
1207 assert(MO.isReg());
1224 assert(MO.isReg());
1334 if (MO.isReg()) {
1400 if (MO.isReg() && MO.getReg() == RB.first) {