Home | History | Annotate | Download | only in X86

Lines Matching refs:hasInt256

1210     if (Subtarget->hasInt256()) {
1618 if (Subtarget->hasInt256())
3545 static bool isPSHUFHWMask(ArrayRef<int> Mask, EVT VT, bool HasInt256) {
3546 if (VT != MVT::v8i16 && (!HasInt256 || VT != MVT::v16i16))
3574 static bool isPSHUFLWMask(ArrayRef<int> Mask, EVT VT, bool HasInt256) {
3575 if (VT != MVT::v8i16 && (!HasInt256 || VT != MVT::v16i16))
3606 (VT.is256BitVector() && !Subtarget->hasInt256()))
3874 bool HasInt256, bool V2IsSplat = false) {
3881 (!HasInt256 || (NumElts != 16 && NumElts != 32)))
3911 bool HasInt256, bool V2IsSplat = false) {
3918 (!HasInt256 || (NumElts != 16 && NumElts != 32)))
3947 static bool isUNPCKL_v_undef_Mask(ArrayRef<int> Mask, EVT VT, bool HasInt256) {
3955 (!HasInt256 || (NumElts != 16 && NumElts != 32)))
3988 static bool isUNPCKH_v_undef_Mask(ArrayRef<int> Mask, EVT VT, bool HasInt256) {
3995 (!HasInt256 || (NumElts != 16 && NumElts != 32)))
4649 if (Subtarget->hasInt256()) { // AVX2
4672 static SDValue getOnesVector(MVT VT, bool HasInt256, SelectionDAG &DAG,
4679 if (HasInt256) { // AVX2
5449 if (!Subtarget->hasInt256())
5481 if (ConstSplatVal && Subtarget->hasInt256()) {
5509 if (!IsLoad && Subtarget->hasInt256() &&
5522 if (Subtarget->hasInt256() && Ld.getValueType().isInteger()) {
5733 if (VT == MVT::v4i32 || (VT == MVT::v8i32 && Subtarget->hasInt256()))
5736 return getOnesVector(VT, Subtarget->hasInt256(), DAG, dl);
6082 if (!Subtarget->hasInt256() && VT == MVT::v16i16)
6113 if (EltVT == MVT::i64 || (EltVT == MVT::i32 && !Subtarget->hasInt256())) {
6531 if (VT != MVT::v32i8 || !Subtarget->hasInt256() ||
7018 if (!Subtarget->hasInt256() && VT.is256BitVector())
7168 bool HasInt256 = Subtarget->hasInt256();
7205 if (OptForSize && isUNPCKL_v_undef_Mask(M, VT, HasInt256))
7207 if (OptForSize && isUNPCKH_v_undef_Mask(M, VT, HasInt256))
7218 if (HasSSE2 && isUNPCKHMask(M, VT, HasInt256) && V2IsUndef &&
7273 if (isMOVLHPSMask(M, VT) && !isUNPCKLMask(M, VT, HasInt256))
7323 if (isUNPCKLMask(M, VT, HasInt256))
7326 if (isUNPCKHMask(M, VT, HasInt256))
7335 if (isUNPCKLMask(NewMask, VT, HasInt256, true))
7337 if (isUNPCKHMask(NewMask, VT, HasInt256, true))
7349 if (isUNPCKLMask(M, VT, HasInt256))
7352 if (isUNPCKHMask(M, VT, HasInt256))
7370 if (isPSHUFHWMask(M, VT, HasInt256))
7375 if (isPSHUFLWMask(M, VT, HasInt256))
7384 if (isUNPCKL_v_undef_Mask(M, VT, HasInt256))
7386 if (isUNPCKH_v_undef_Mask(M, VT, HasInt256))
7400 if (HasInt256 && VT == MVT::v8i32)
7416 if (V2IsUndef && HasInt256 && (VT == MVT::v8i32 || VT == MVT::v8f32)) {
7428 if (V2IsUndef && HasInt256 && (VT == MVT::v4i64 || VT == MVT::v4f64))
8775 if (Subtarget->hasInt256())
8823 if (Subtarget->hasInt256())
8844 if (Subtarget->hasInt256()) {
8875 if (Subtarget->hasInt256()) {
9710 if (VT.is256BitVector() && !Subtarget->hasInt256())
10163 if (Subtarget->hasInt256())
11886 if (VT.is256BitVector() && !Subtarget->hasInt256())
12012 (Subtarget->hasInt256() &&
12069 if (Subtarget->hasInt256() && VT == MVT::v32i8) {
12117 (VT == MVT::v2i64 || (Subtarget->hasInt256() && VT == MVT::v4i64)) &&
12173 (Subtarget->hasInt256() &&
12271 (VT == MVT::v2i64 || (Subtarget->hasInt256() && VT == MVT::v4i64)) &&
12320 if (Subtarget->hasInt256()) {
12523 if (!Subtarget->hasInt256()) {
13435 isPSHUFHWMask(M, VT, Subtarget->hasInt256()) ||
13436 isPSHUFLWMask(M, VT, Subtarget->hasInt256()) ||
13438 isUNPCKLMask(M, VT, Subtarget->hasInt256()) ||
13439 isUNPCKHMask(M, VT, Subtarget->hasInt256()) ||
13440 isUNPCKL_v_undef_Mask(M, VT, Subtarget->hasInt256()) ||
13441 isUNPCKH_v_undef_Mask(M, VT, Subtarget->hasInt256()));
16751 (!Subtarget->hasInt256() ||
17067 (VT == MVT::v4i64 && !Subtarget->hasInt256()))
17291 if (RegVT.is256BitVector() && !Subtarget->hasInt256() &&
17337 if (Ext == ISD::SEXTLOAD && RegSz == 256 && !Subtarget->hasInt256())
17488 if (VT.is256BitVector() && !Subtarget->hasInt256() &&
17978 if (N00.getOpcode() == ISD::LOAD && Subtarget->hasInt256())
18292 (Subtarget->hasInt256() && (VT == MVT::v16i16 || VT == MVT::v8i32))) &&
18325 (Subtarget->hasInt256() && (VT == MVT::v16i16 || VT == MVT::v8i32))) &&