Lines Matching refs:Kill
1883 .addReg(leaInReg, RegState::Kill).addImm(0).addReg(0);1907 // ADD16rr %reg1028<kill>, %reg10281934 .addReg(leaOutReg, RegState::Kill, X86::sub_16bit);