Home | History | Annotate | Download | only in TableGen

Lines Matching full:arrayref

315       ArrayRef<SMLoc> Loc;
332 ArrayRef<SMLoc> Loc;
601 ArrayRef<Record *> Supers = Proto->getSuperClasses();
602 ArrayRef<SMRange> Ranges = Proto->getSuperClassRanges();
855 ArrayRef<CodeGenRegisterClass*> RegClasses = RegBank.getRegClasses();
1538 const ArrayRef<CodeGenRegisterClass*> &RegClasses = getRegClasses();
1563 ArrayRef<unsigned> Units = RegUnitSets[USIdx].Units;
1577 ArrayRef<unsigned> Units = RegUnitSets[USIdx].Units;
1624 ArrayRef<unsigned> Units = RegUnitSets.back().Units;
1640 ArrayRef<unsigned> Units = RegUnitSets[USIdx].Units;
1934 ArrayRef<CodeGenRegisterClass*> RCs = getRegClasses();
1973 BitVector CodeGenRegBank::computeCoveredRegisters(ArrayRef<Record*> Regs) {