Home | History | Annotate | Download | only in TableGen

Lines Matching refs:RegUnit

196      << "getRegUnitWeight(unsigned RegUnit) const {\n"
197 << " assert(RegUnit < " << RegBank.getNumNativeRegUnits()
203 const RegUnit &RU = RegBank.getRegUnit(UnitIdx);
204 assert(RU.Weight < 256 && "RegUnit too heavy");
208 << " return RUWeightTable[RegUnit];\n";
299 << "getRegUnitPressureSets(unsigned RegUnit) const {\n"
300 << " assert(RegUnit < " << RegBank.getNumNativeRegUnits()
308 << " unsigned SetListStart = RUSetStartTable[RegUnit];\n"
558 // Differentially encoded register and regunit lists allow for better
832 // Emit the table of register unit roots. Each regunit has one or two root
978 << " virtual unsigned getRegUnitWeight(unsigned RegUnit) const;\n"
984 << " virtual const int *getRegUnitPressureSets(unsigned RegUnit) const;\n"