Lines Matching full:leftmost
1427 cc == 1 --> leftmost inserted bit is one (cond == 4)1428 cc == 2 --> leftmost inserted bit is zero and not (cond == 2)1616 Because cc == 0 cannot occur the leftmost bit of cond is
