Home | History | Annotate | Download | only in info

Lines Matching full:pseudo

44 * Pseudo Ops::                  Assembler Directives
332 file via the use of a `.set' pseudo-op.
842 ELF and ECOFF only), handling of pseudo-opcodes which may generate
1115 assembler directives (often called "pseudo-ops") and assembler syntax.
1478 changes the syntax and pseudo-op handling of `as' to make it compatible
1507 * `END' pseudo-op specifying start address
1509 The MRI `END' pseudo-op permits the specification of a start
1514 * `IDNT', `.ident' and `NAME' pseudo-ops
1516 The MRI `IDNT', `.ident' and `NAME' pseudo-ops assign a module
1520 * `ORG' pseudo-op
1522 The m68k MRI `ORG' pseudo-op begins an absolute section at a given
1523 address. This differs from the usual `as' `.org' pseudo-op, which
1540 `DC.P' and `DCB.P' pseudo-ops are not supported.
1542 * `FEQU' pseudo-op
1544 The m68k `FEQU' pseudo-op is not supported.
1546 * `NOOBJ' pseudo-op
1548 The m68k `NOOBJ' pseudo-op is not supported.
1572 * `XREF' pseudo-op.
1574 The m68k `XREF' pseudo-op is ignored.
1576 * `.debug' pseudo-op
1578 The i960 `.debug' pseudo-op is not supported.
1580 * `.extended' pseudo-op
1582 The i960 `.extended' pseudo-op is not supported.
1584 * `.list' pseudo-op.
1586 The various options of the i960 `.list' pseudo-op are not
1589 * `.optimize' pseudo-op
1591 The i960 `.optimize' pseudo-op is not supported.
1593 * `.output' pseudo-op
1595 The i960 `.output' pseudo-op is not supported.
1597 * `.setreal' pseudo-op
1599 The i960 `.setreal' pseudo-op is not supported.
2395 The `.lcomm' pseudo-op defines a symbol in the bss section; see
2398 The `.comm' pseudo-op may be used to declare a common symbol, which
2718 File: as.info, Node: Expressions, Next: Pseudo Ops, Prev: Symbols, Up: Top
2918 File: as.info, Node: Pseudo Ops, Next: Object Attributes, Prev: Expressions, Up: Top
3079 File: as.info, Node: Abort, Next: ABORT (COFF), Up: Pseudo Ops
3091 File: as.info, Node: ABORT (COFF), Next: Align, Prev: Abort, Up: Pseudo Ops
3100 File: as.info, Node: Align, Next: Altmacro, Prev: ABORT (COFF), Up: Pseudo Ops
3145 File: as.info, Node: Altmacro, Next: Ascii, Prev: Align, Up: Pseudo Ops
3183 File: as.info, Node: Ascii, Next: Asciz, Prev: Altmacro, Up: Pseudo Ops
3193 File: as.info, Node: Asciz, Next: Balign, Prev: Ascii, Up: Pseudo Ops
3202 File: as.info, Node: Balign, Next: Byte, Prev: Asciz, Up: Pseudo Ops
3238 File: as.info, Node: Byte, Next: CFI directives, Prev: Balign, Up: Pseudo Ops
3247 File: as.info, Node: CFI directives, Next: Comm, Prev: Byte, Up: Pseudo Ops
3403 File: as.info, Node: Comm, Next: Data, Prev: CFI directives, Up: Pseudo Ops
3443 File: as.info, Node: Data, Next: Def, Prev: Comm, Up: Pseudo Ops
3453 File: as.info, Node: Def, Next: Desc, Prev: Data, Up: Pseudo Ops
3462 File: as.info, Node: Desc, Next: Dim, Prev: Def, Up: Pseudo Ops
3476 File: as.info, Node: Dim, Next: Double, Prev: Desc, Up: Pseudo Ops
3486 File: as.info, Node: Double, Next: Eject, Prev: Dim, Up: Pseudo Ops
3497 File: as.info, Node: Eject, Next: Else, Prev: Double, Up: Pseudo Ops
3505 File: as.info, Node: Else, Next: Elseif, Prev: Eject, Up: Pseudo Ops
3515 File: as.info, Node: Elseif, Next: End, Prev: Else, Up: Pseudo Ops
3525 File: as.info, Node: End, Next: Endef, Prev: Elseif, Up: Pseudo Ops
3534 File: as.info, Node: Endef, Next: Endfunc, Prev: End, Up: Pseudo Ops
3542 File: as.info, Node: Endfunc, Next: Endif, Prev: Endef, Up: Pseudo Ops
3550 File: as.info, Node: Endif, Next: Equ, Prev: Endfunc, Up: Pseudo Ops
3560 File: as.info, Node: Equ, Next: Equiv, Prev: Endif, Up: Pseudo Ops
3575 File: as.info, Node: Equiv, Next: Eqv, Prev: Equ, Up: Pseudo Ops
3594 File: as.info, Node: Eqv, Next: Err, Prev: Equiv, Up: Pseudo Ops
3605 File: as.info, Node: Err, Next: Error, Prev: Eqv, Up: Pseudo Ops
3616 File: as.info, Node: Error, Next: Exitm, Prev: Err, Up: Pseudo Ops
3629 File: as.info, Node: Exitm, Next: Extern, Prev: Error, Up: Pseudo Ops
3637 File: as.info, Node: Extern, Next: Fail, Prev: Exitm, Up: Pseudo Ops
3647 File: as.info, Node: Fail, Next: File, Prev: Extern, Up: Pseudo Ops
3659 File: as.info, Node: File, Next: Fill, Prev: Fail, Up: Pseudo Ops
3700 File: as.info, Node: Fill, Next: Float, Prev: File, Up: Pseudo Ops
3721 File: as.info, Node: Float, Next: Func, Prev: Fill, Up: Pseudo Ops
3732 File: as.info, Node: Func, Next: Global, Prev: Float, Up: Pseudo Ops
3746 File: as.info, Node: Global, Next: Gnu_attribute, Prev: Func, Up: Pseudo Ops
3765 File: as.info, Node: Gnu_attribute, Next: Hidden, Prev: Global, Up: Pseudo Ops
3773 File: as.info, Node: Hidden, Next: hword, Prev: Gnu_attribute, Up: Pseudo Ops
3789 File: as.info, Node: hword, Next: Ident, Prev: Hidden, Up: Pseudo Ops
3801 File: as.info, Node: Ident, Next: If, Prev: hword, Up: Pseudo Ops
3815 File: as.info, Node: If, Next: Incbin, Prev: Ident, Up: Pseudo Ops
3896 File: as.info, Node: Incbin, Next: Include, Prev: If, Up: Pseudo Ops
3915 File: as.info, Node: Include, Next: Int, Prev: Incbin, Up: Pseudo Ops
3929 File: as.info, Node: Int, Next: Internal, Prev: Include, Up: Pseudo Ops
3940 File: as.info, Node: Internal, Next: Irp, Prev: Int, Up: Pseudo Ops
3957 File: as.info, Node: Irp, Next: Irpc, Prev: Internal, Up: Pseudo Ops
3985 File: as.info, Node: Irpc, Next: Lcomm, Prev: Irp, Up: Pseudo Ops
4014 File: as.info, Node: Lcomm, Next: Lflags, Prev: Irpc, Up: Pseudo Ops
4033 File: as.info, Node: Lflags, Next: Line, Prev: Lcomm, Up: Pseudo Ops
4042 File: as.info, Node: Line, Next: Linkonce, Prev: Lflags, Up: Pseudo Ops
4063 File: as.info, Node: Linkonce, Next: List, Prev: Line, Up: Pseudo Ops
4071 once in the final output file. The `.linkonce' pseudo-op must be used
4098 File: as.info, Node: List, Next: Ln, Prev: Linkonce, Up: Pseudo Ops
4114 File: as.info, Node: Ln, Next: Loc, Prev: List, Up: Pseudo Ops
4122 File: as.info, Node: Loc, Next: Loc_mark_labels, Prev: Ln, Up: Pseudo Ops
4162 File: as.info, Node: Loc_mark_labels, Next: Local, Prev: Loc, Up: Pseudo Ops
4174 File: as.info, Node: Local, Next: Long, Prev: Loc_mark_labels, Up: Pseudo Ops
4190 File: as.info, Node: Long, Next: Macro, Prev: Local, Up: Pseudo Ops
4198 File: as.info, Node: Macro, Next: MRI, Prev: Long, Up: Pseudo Ops
4331 pseudo ops also applies to the identifiers used in `.irp' (*note
4342 this pseudo-variable; you can copy that number to your output with
4351 File: as.info, Node: MRI, Next: Noaltmacro, Prev: Macro, Up: Pseudo Ops
4362 File: as.info, Node: Noaltmacro, Next: Nolist, Prev: MRI, Up: Pseudo Ops
4370 File: as.info, Node: Nolist, Next: Octa, Prev: Noaltmacro, Up: Pseudo Ops
4382 File: as.info, Node: Octa, Next: Org, Prev: Nolist, Up: Pseudo Ops
4394 File: as.info, Node: Org, Next: P2align, Prev: Octa, Up: Pseudo Ops
4423 File: as.info, Node: P2align, Next: PopSection, Prev: Org, Up: Pseudo Ops
4460 File: as.info, Node: PopSection, Next: Previous, Prev: P2align, Up: Pseudo Ops
4475 File: as.info, Node: Previous, Next: Print, Prev: PopSection, Up: Pseudo Ops
4523 File: as.info, Node: Print, Next: Protected, Prev: Previous, Up: Pseudo Ops
4532 File: as.info, Node: Protected, Next: Psize, Prev: Print, Up: Pseudo Ops
4548 File: as.info, Node: Psize, Next: Purgem, Prev: Protected, Up: Pseudo Ops
4567 File: as.info, Node: Purgem, Next: PushSection, Prev: Psize, Up: Pseudo Ops
4576 Pseudo Ops
4593 File: as.info, Node: Quad, Next: Reloc, Prev: PushSection, Up: Pseudo Ops
4607 File: as.info, Node: Reloc, Next: Rept, Prev: Quad, Up: Pseudo Ops
4623 File: as.info, Node: Rept, Next: Sbttl, Prev: Reloc, Up: Pseudo Ops
4644 File: as.info, Node: Sbttl, Next: Scl, Prev: Rept, Up: Pseudo Ops
4656 File: as.info, Node: Scl, Next: Section, Prev: Sbttl, Up: Pseudo Ops
4667 File: as.info, Node: Section, Next: Set, Prev: Scl, Up: Pseudo Ops
4874 File: as.info, Node: Set, Next: Short, Prev: Section, Up: Pseudo Ops
4892 File: as.info, Node: Short, Next: Single, Prev: Set, Up: Pseudo Ops
4903 File: as.info, Node: Single, Next: Size, Prev: Short, Up: Pseudo Ops
4914 File: as.info, Node: Size, Next: Skip, Prev: Single, Up: Pseudo Ops
4942 File: as.info, Node: Skip, Next: Sleb128, Prev: Size, Up: Pseudo Ops
4952 File: as.info, Node: Sleb128, Next: Space, Prev: Skip, Up: Pseudo Ops
4962 File: as.info, Node: Space, Next: Stab, Prev: Sleb128, Up: Pseudo Ops
4978 File: as.info, Node: Stab, Next: String, Prev: Space, Up: Pseudo Ops
5032 File: as.info, Node: String, Next: Struct, Prev: Stab, Up: Pseudo Ops
5046 `string' pseudo opcode in that each 8-bit character from STR is copied
5057 File: as.info, Node: Struct, Next: SubSection, Prev: String, Up: Pseudo Ops
5078 File: as.info, Node: SubSection, Next: Symver, Prev: Struct, Up: Pseudo Ops
5093 File: as.info, Node: Symver, Next: Tag, Prev: SubSection, Up: Pseudo Ops
5142 File: as.info, Node: Tag, Next: Text, Prev: Symver, Up: Pseudo Ops
5153 File: as.info, Node: Text, Next: Title, Prev: Tag, Up: Pseudo Ops
5163 File: as.info, Node: Title, Next: Type, Prev: Text, Up: Pseudo Ops
5175 File: as.info, Node: Type, Next: Uleb128, Prev: Title, Up: Pseudo Ops
5259 File: as.info, Node: Uleb128, Next: Val, Prev: Type, Up: Pseudo Ops
5269 File: as.info, Node: Val, Next: Version, Prev: Uleb128, Up: Pseudo Ops
5278 File: as.info, Node: Version, Next: VTableEntry, Prev: Val, Up: Pseudo Ops
5287 File: as.info, Node: VTableEntry, Next: VTableInherit, Prev: Version, Up: Pseudo Ops
5296 File: as.info, Node: VTableInherit, Next: Warning, Prev: VTableEntry, Up: Pseudo Ops
5307 File: as.info, Node: Warning, Next: Weak, Prev: VTableInherit, Up: Pseudo Ops
5316 File: as.info, Node: Weak, Next: Weakref, Prev: Warning, Up: Pseudo Ops
5335 File: as.info, Node: Weakref, Next: Word, Prev: Weak, Up: Pseudo Ops
5358 File: as.info, Node: Word, Next: Deprecated, Prev: Weakref, Up: Pseudo Ops
5398 File: as.info, Node: Deprecated, Prev: Word, Up: Pseudo Ops
5410 File: as.info, Node: Object Attributes, Next: Machine Dependencies, Prev: Pseudo Ops, Up: Top
5557 pseudo-instructions for branch optimization.
6966 An error occurs if the name is undefined. Note - this pseudo op
7002 several pseudo opcodes, including several synthetic load instructions.
7007 This pseudo op will always evaluate to a legal ARM instruction
7091 pseudo ops to ensure that appropriate exception unwind information is
7097 To illustrate the use of these pseudo ops, we will examine the code
7146 instructions are not important since we are focusing on the pseudo ops
7157 The `.fnstart' (*note .fnstart pseudo op: arm_fnstart.) pseudo op
7159 the `.fnend' (*note .fnend pseudo op: arm_fnend.) pseudo op appears
7160 immediately after the last instruction of the function. These pseudo
7165 the compiler emits the pseudo ops with particular instructions. That
7167 correctness. It would work just as well to emit all of the pseudo ops
7170 The `.save' (*note .save pseudo op: arm_save.) pseudo op indicates
7173 pseudo op is a list of registers to save. If a register is
7180 thrown, the function that contains the `.save' pseudo op restores these
7185 of the function and you do not need to use the `.save' pseudo op
7189 throw an exception. And, you must use the `.save' pseudo op to
7192 The `.pad' (*note .pad: arm_pad.) pseudo op indicates a modification
7198 The `.setfp' (*note .setfp pseudo op: arm_setfp.) pseudo op
7208 `.setfp' pseudo op. If you do not use a frame pointer, then you should
7213 The pseudo ops described above are sufficient for writing assembly
8154 There are a few CRIS-specific pseudo-directives in addition to the
8155 generic ones. *Note Pseudo Ops::. Constants emitted by
8156 pseudo-directives are in little-endian order for CRIS. There is no
8977 pseudo-instructions are needed on this family.
10417 Emit a warning message if any pseudo-instruction expansions
10423 pseudo-instructions.
10451 Change the temporary register used when expanding pseudo
10473 9.14.4.1 Other instruction support (pseudo-instructions)
10477 pseudo-instructions are supported. While these are supported, they are
10480 are the pseudo-instructions that result in expansions.
10483 The pseudo-instruction `mov imm,%rn' (where the immediate does not
10490 For example, the pseudo-instruction `ld.b addr_exp(%rx),%rn' will
10502 will be expanded. For instance, the pseudo-instruction `adds
10511 expansions. The pseudo-instruction `or large_imm,%rx,%rn' results
10911 Convert the address offset V into a slot count. This pseudo
11351 `.high' pseudo op is encountered without a matching `.low' pseudo
11352 op. The presence of such an unmatched pseudo op usually indicates
11936 Certain pseudo opcodes are permitted for branch instructions. They
11941 The following table summarizes the pseudo-operations. A `*' flags
11947 Pseudo-Op |BYTE WORD LONG ABSOLUTE LONG JUMP **
11962 These are the simplest jump pseudo-operations; they always map to
11973 pseudo-operations to have all operands that are allowed for jsr
11978 Here, `jXX' stands for an entire family of pseudo-operations,
11980 list of pseudo-ops in this family is:
11984 Usually, each of these pseudo-operations expands to a single branch
11996 The full family of pseudo-operations covered here is
12002 a word displacement is sufficient, each of these pseudo-operations
12026 Each of these pseudo-operations always expands to a single Motorola
12125 pseudo opcodes.
12131 `jbXX' pseudo opcodes.
12352 Certain pseudo opcodes are permitted for branch instructions. They
12355 Motorola mnemonic. These pseudo opcodes are not affected by the
12358 The following table summarizes the pseudo-operations.
12380 These are the simplest jump pseudo-operations; they always map to
12385 Here, `jbXX' stands for an entire family of pseudo-operations,
12387 list of pseudo-ops in this family is:
12768 `.cpload' and `.cpsetup' pseudo-ops.
13294 pseudo-directive must be placed in a section with contents, code
13467 `IS' and `GREG' pseudo-operations must be specified in upper-case
13693 pseudo-instructions are needed on this family.
13710 information. We define new pseudo operation `.profiler' which will
13714 Pseudo operation format:
14094 * PowerPC-Pseudo:: PowerPC Assembler Directives
14097 File: as.info, Node: PowerPC-Opts, Next: PowerPC-Pseudo, Up: PPC-Dependent
14216 File: as.info, Node: PowerPC-Pseudo, Prev: PowerPC-Opts, Up: PPC-Dependent
14256 influence the behaviour of the `.double' pseudo-op. This is the
14262 influence the behaviour of the `.double' pseudo-op.
14268 `.word', `.long', `.quad' and `.octa' pseudo-ops.
14274 `.word', `.long', `.quad' and `.octa' pseudo-ops. This is the
14595 some of the formats have multiple variants. For the `.insn' pseudo
14620 available with the `.insn' pseudo directive:
15138 * SCORE-Pseudo:: SCORE Assembler Directives
15141 File: as.info, Node: SCORE-Opts, Next: SCORE-Pseudo, Up: SCORE-Dependent
15199 File: as.info, Node: SCORE-Pseudo, Prev: SCORE-Opts, Up: SCORE-Dependent
15469 pseudo-instructions are needed on this family. Note, however, that
15598 Note that the `.mode' pseudo-op is not permitted if the ISA is not
15606 Note that the `.abi' pseudo-op is not permitted if the ABI is not
15608 command line, any `.abi' pseudo-ops in the source must match it.
15745 following pseudo-opcodes may be expanded into one or more alternate
15835 permits the `.long' pseudo-op to be used on a byte boundary. However,
15844 issues misaligned data pseudo-ops when it initializes certain packed
16675 The `LDX' pseudo-op is provided for loading the extended addressing bits
17912 Certain pseudo opcodes are permitted. They are for branch
18122 Enables relaxation. This allows the .longcall and .longjump pseudo
18345 `as' also implements the following pseudo ops:
18383 hi() pseudo-op the movhi instruction would put 0xFFFF0000 into r6,
18387 With the hi() pseudo op adding in the top bit of the lo() pseudo
20504 * ADR reg,<label> pseudo op, ARM: ARM Opcodes. (line 25)
20505 * ADRL reg,<label> pseudo op, ARM: ARM Opcodes. (line 35)
20609 * att_syntax pseudo op, i386: i386-Syntax. (line 6)
20610 * att_syntax pseudo op, x86-64: i386-Syntax. (line 6)
20674 * callj, i960 pseudo-opcode: callj-i960. (line 6)
20757 * CRIS pseudo-op .arch: CRIS-Pseudos. (line 45)
20758 * CRIS pseudo-op .dword: CRIS-Pseudos. (line 12)
20759 * CRIS pseudo-op .syntax: CRIS-Pseudos. (line 17)
20760 * CRIS pseudo-ops: CRIS-Pseudos. (line 6)
20765 * ctoff pseudo-op, V850: V850 Opcodes. (line 111)
20827 * directives for PowerPC: PowerPC-Pseudo. (line 6)
20828 * directives for SCORE: SCORE-Pseudo. (line 6)
20832 * directives, machine independent: Pseudo Ops. (line 6)
21006 * hi pseudo-op, V850: V850 Opcodes. (line 33)
21007 * hi0 pseudo-op, V850: V850 Opcodes. (line 10)
21010 * hilo pseudo-op, V850: V850 Opcodes. (line 55)
21019 * i386 att_syntax pseudo op: i386-Syntax. (line 6)
21025 * i386 intel_syntax pseudo op: i386-Syntax. (line 6)
21046 * i960 callj pseudo-opcode: callj-i960. (line 6)
21141 * intel_syntax pseudo op, i386: i386-Syntax. (line 6)
21142 * intel_syntax pseudo op, x86-64: i386-Syntax. (line 6)
21177 * LDR reg,=<label> pseudo op, ARM: ARM Opcodes. (line 15)
21247 * lo pseudo-op, V850: V850 Opcodes. (line 22)
21266 * longcall pseudo-op, V850: V850 Opcodes. (line 123)
21268 * longjump pseudo-op, V850: V850 Opcodes. (line 129)
21296 * M680x0 pseudo-opcodes: M68K-Branch. (line 6)
21313 * M68HC11 pseudo-opcodes: M68HC11-Branch. (line 6)
21332 * machine independent directives: Pseudo Ops. (line 6)
21395 * MMIX pseudo-op BSPEC: MMIX-Pseudos. (line 131)
21396 * MMIX pseudo-op BYTE: MMIX-Pseudos. (line 97)
21397 * MMIX pseudo-op ESPEC: MMIX-Pseudos. (line 131)
21398 * MMIX pseudo-op GREG: MMIX-Pseudos. (line 50)
21399 * MMIX pseudo-op IS: MMIX-Pseudos. (line 42)
21400 * MMIX pseudo-op LOC: MMIX-Pseudos. (line 7)
21401 * MMIX pseudo-op LOCAL: MMIX-Pseudos. (line 28)
21402 * MMIX pseudo-op OCTA: MMIX-Pseudos. (line 108)
21403 * MMIX pseudo-op PREFIX: MMIX-Pseudos. (line 120)
21404 * MMIX pseudo-op TETRA: MMIX-Pseudos. (line 108)
21405 * MMIX pseudo-op WYDE: MMIX-Pseudos. (line 108)
21406 * MMIX pseudo-ops: MMIX-Pseudos. (line 6)
21465 * NOP pseudo op, ARM: ARM Opcodes. (line 9)
21584 * PowerPC directives: PowerPC-Pseudo. (line 6)
21601 * pseudo-op .arch, CRIS: CRIS-Pseudos. (line 45)
21602 * pseudo-op .dword, CRIS: CRIS-Pseudos. (line 12)
21603 * pseudo-op .syntax, CRIS: CRIS-Pseudos. (line 17)
21604 * pseudo-op BSPEC, MMIX: MMIX-Pseudos. (line 131)
21605 * pseudo-op BYTE, MMIX: MMIX-Pseudos. (line 97)
21606 * pseudo-op ESPEC, MMIX: MMIX-Pseudos. (line 131)
21607 * pseudo-op GREG, MMIX: MMIX-Pseudos. (line 50)
21608 * pseudo-op IS, MMIX: MMIX-Pseudos. (line 42)
21609 * pseudo-op LOC, MMIX: MMIX-Pseudos. (line 7)
21610 * pseudo-op LOCAL, MMIX: MMIX-Pseudos. (line 28)
21611 * pseudo-op OCTA, MMIX: MMIX-Pseudos. (line 108)
21612 * pseudo-op PREFIX, MMIX: MMIX-Pseudos. (line 120)
21613 * pseudo-op TETRA, MMIX: MMIX-Pseudos. (line 108)
21614 * pseudo-op WYDE, MMIX: MMIX-Pseudos. (line 108)
21615 * pseudo-opcodes, M680x0: M68K-Branch. (line 6)
21616 * pseudo-opcodes, M68HC11: M68HC11-Branch. (line 6)
21617 * pseudo-ops for branch, VAX: VAX-branch. (line 6)
21618 * pseudo-ops, CRIS: CRIS-Pseudos. (line 6)
21619 * pseudo-ops, machine independent: Pseudo Ops. (line 6)
21620 * pseudo-ops, MMIX: MMIX-Pseudos. (line 6)
21719 * SCORE directives: SCORE-Pseudo. (line 6)
21722 * sdaoff pseudo-op, V850: V850 Opcodes. (line 65)
21930 * tdaoff pseudo-op, V850: V850 Opcodes. (line 81)
22040 * x86-64 att_syntax pseudo op: i386-Syntax. (line 6)
22045 * x86-64 intel_syntax pseudo op: i386-Syntax. (line 6)
22085 * zdaoff pseudo-op, V850: V850 Opcodes. (line 99)
22159 Node: Pseudo Ops104022
22494 Node: PowerPC-Pseudo511124
22516 Node: SCORE-Pseudo549618