Home | History | Annotate | Download | only in R600 
      1 //===-- AMDGPU.h - MachineFunction passes hw codegen --------------*- C++ -*-=//
      2 //
      3 //                     The LLVM Compiler Infrastructure
      4 //
      5 // This file is distributed under the University of Illinois Open Source
      6 // License. See LICENSE.TXT for details.
      7 //
      8 /// \file
      9 //===----------------------------------------------------------------------===//
     10 
     11 #ifndef AMDGPU_H
     12 #define AMDGPU_H
     13 
     14 #include "llvm/Support/TargetRegistry.h"
     15 #include "llvm/Target/TargetMachine.h"
     16 
     17 namespace llvm {
     18 
     19 class AMDGPUInstrPrinter;
     20 class AMDGPUTargetMachine;
     21 class FunctionPass;
     22 class MCAsmInfo;
     23 class raw_ostream;
     24 class Target;
     25 class TargetMachine;
     26 
     27 // R600 Passes
     28 FunctionPass *createR600VectorRegMerger(TargetMachine &tm);
     29 FunctionPass *createR600TextureIntrinsicsReplacer();
     30 FunctionPass *createR600ExpandSpecialInstrsPass(TargetMachine &tm);
     31 FunctionPass *createR600EmitClauseMarkers(TargetMachine &tm);
     32 FunctionPass *createR600Packetizer(TargetMachine &tm);
     33 FunctionPass *createR600ControlFlowFinalizer(TargetMachine &tm);
     34 FunctionPass *createAMDGPUCFGStructurizerPass(TargetMachine &tm);
     35 
     36 // SI Passes
     37 FunctionPass *createSIAnnotateControlFlowPass();
     38 FunctionPass *createSILowerControlFlowPass(TargetMachine &tm);
     39 FunctionPass *createSIFixSGPRCopiesPass(TargetMachine &tm);
     40 FunctionPass *createSICodeEmitterPass(formatted_raw_ostream &OS);
     41 FunctionPass *createSIInsertWaits(TargetMachine &tm);
     42 
     43 // Passes common to R600 and SI
     44 Pass *createAMDGPUStructurizeCFGPass();
     45 FunctionPass *createAMDGPUConvertToISAPass(TargetMachine &tm);
     46 FunctionPass *createAMDGPUIndirectAddressingPass(TargetMachine &tm);
     47 FunctionPass *createAMDGPUISelDag(TargetMachine &tm);
     48 
     49 /// \brief Creates an AMDGPU-specific Target Transformation Info pass.
     50 ImmutablePass *
     51 createAMDGPUTargetTransformInfoPass(const AMDGPUTargetMachine *TM);
     52 
     53 extern Target TheAMDGPUTarget;
     54 
     55 } // End namespace llvm
     56 
     57 namespace ShaderType {
     58   enum Type {
     59     PIXEL = 0,
     60     VERTEX = 1,
     61     GEOMETRY = 2,
     62     COMPUTE = 3
     63   };
     64 }
     65 
     66 /// OpenCL uses address spaces to differentiate between
     67 /// various memory regions on the hardware. On the CPU
     68 /// all of the address spaces point to the same memory,
     69 /// however on the GPU, each address space points to
     70 /// a seperate piece of memory that is unique from other
     71 /// memory locations.
     72 namespace AMDGPUAS {
     73 enum AddressSpaces {
     74   PRIVATE_ADDRESS  = 0, ///< Address space for private memory.
     75   GLOBAL_ADDRESS   = 1, ///< Address space for global memory (RAT0, VTX0).
     76   CONSTANT_ADDRESS = 2, ///< Address space for constant memory
     77   LOCAL_ADDRESS    = 3, ///< Address space for local memory.
     78   REGION_ADDRESS   = 4, ///< Address space for region memory.
     79   ADDRESS_NONE     = 5, ///< Address space for unknown memory.
     80   PARAM_D_ADDRESS  = 6, ///< Address space for direct addressible parameter memory (CONST0)
     81   PARAM_I_ADDRESS  = 7, ///< Address space for indirect addressible parameter memory (VTX1)
     82 
     83   // Do not re-order the CONSTANT_BUFFER_* enums.  Several places depend on this
     84   // order to be able to dynamically index a constant buffer, for example:
     85   //
     86   // ConstantBufferAS = CONSTANT_BUFFER_0 + CBIdx
     87 
     88   CONSTANT_BUFFER_0 = 8,
     89   CONSTANT_BUFFER_1 = 9,
     90   CONSTANT_BUFFER_2 = 10,
     91   CONSTANT_BUFFER_3 = 11,
     92   CONSTANT_BUFFER_4 = 12,
     93   CONSTANT_BUFFER_5 = 13,
     94   CONSTANT_BUFFER_6 = 14,
     95   CONSTANT_BUFFER_7 = 15,
     96   CONSTANT_BUFFER_8 = 16,
     97   CONSTANT_BUFFER_9 = 17,
     98   CONSTANT_BUFFER_10 = 18,
     99   CONSTANT_BUFFER_11 = 19,
    100   CONSTANT_BUFFER_12 = 20,
    101   CONSTANT_BUFFER_13 = 21,
    102   CONSTANT_BUFFER_14 = 22,
    103   CONSTANT_BUFFER_15 = 23,
    104   LAST_ADDRESS     = 24
    105 };
    106 
    107 } // namespace AMDGPUAS
    108 
    109 #endif // AMDGPU_H
    110