/dalvik/vm/mterp/x86/ |
OP_MOVE_WIDE_16.S | 5 movzwl 2(rPC),%eax # eax<- AAAA 8 SET_VREG_WORD rINST %eax 0 # v[AAAA+0]<- rINST 9 SET_VREG_WORD %ecx %eax 1 # v[AAAA+1]<- ecx
|
OP_MOVE_WIDE_FROM16.S | 5 movzbl rINSTbl,%eax # eax<- AAAA 8 SET_VREG_WORD rINST %eax 0 # v[AAAA+0]<- rINST 9 SET_VREG_WORD %ecx %eax 1 # v[AAAA+1]<- eax
|
OP_MOVE_16.S | 5 movzwl 2(rPC),%eax # eax<- AAAA
|
/dalvik/vm/mterp/armv5te/ |
OP_MOVE_16.S | 5 FETCH(r0, 1) @ r0<- AAAA 9 SET_VREG(r2, r0) @ fp[AAAA]<- r2
|
OP_MOVE_WIDE_16.S | 5 FETCH(r2, 1) @ r2<- AAAA 7 add r2, rFP, r2, lsl #2 @ r2<- &fp[AAAA] 10 stmia r2, {r0-r1} @ fp[AAAA]<- r0/r1
|
OP_GOTO_32.S | 15 FETCH(r0, 1) @ r0<- aaaa (lo) 16 FETCH(r1, 2) @ r1<- AAAA (hi)
|
/dalvik/vm/mterp/mips/ |
OP_MOVE_16.S | 5 FETCH(a0, 1) # a0 <- AAAA 9 SET_VREG_GOTO(a2, a0, t0) # fp[AAAA] <- a2 and jump
|
OP_MOVE_WIDE_16.S | 5 FETCH(a2, 1) # a2 <- AAAA 7 EAS2(a2, rFP, a2) # a2 <- &fp[AAAA] 11 STORE64(a0, a1, a2) # fp[AAAA] <- a0/a1
|
OP_GOTO_32.S | 13 FETCH(a0, 1) # a0 <- aaaa (lo) 14 FETCH(a1, 2) # a1 <- AAAA (hi)
|
/external/apache-harmony/auth/src/test/resources/ |
auth.conf | 7 com.intel.security.auth.module.LoginModule1 required AAAA=true BBB=false; 36 com.intel.security.auth.module.LoginModule1 required AAAA="true" BBB=false;
|
/external/smack/src/org/xbill/DNS/ |
AAAARecord.java | 28 * Creates an AAAA Record from the given data 33 super(name, Type.AAAA, dclass, ttl);
|
Type.java | 97 public static final int AAAA = 28; 254 types.add(AAAA, "AAAA", new AAAARecord());
|
Generator.java | 53 type == Type.A || type == Type.AAAA || type == Type.NS); 64 * PTR, CNAME, DNAME, A, AAAA, and NS.
|
Cache.java | 712 if (type != Type.A && type != Type.AAAA && type != Type.A6)
|
/external/smack/src/org/xbill/DNS/spi/ |
DNSJavaNameService.java | 141 records = new Lookup(name, Type.AAAA).run(); 145 records = new Lookup(name, Type.AAAA).run(); 156 AAAARecord aaaa = (AAAARecord) records[i]; local 157 array[i] = aaaa.getAddress();
|
/external/chromium_org/v8/test/mjsunit/ |
string-fromcharcode.js | 106 assertEquals("AAAA", String.fromCharCode(65, 65, 65, 65)); 107 assertEquals("AAAA", String.fromCharCode(65, 65, 65, 65)); 109 assertEquals("AAAA", String.fromCharCode(65, 65, 65, 65));
|
/external/clang/test/Parser/ |
MicrosoftExtensions.cpp | 152 class AAAA { }; 160 typename AAAA a;// expected-warning {{expected a qualified name after 'typename'}}
|
/bionic/libc/netbsd/resolv/ |
res_cache.c | 409 * TYPE : 16 : type of query (A=1, PTR=12, MX=15, AAAA=28, ALL=255) 415 * TYPE : 16 : type of query (A=1, PTR=12, MX=15, AAAA=28, ALL=255) 714 QQ(A), QQ(PTR), QQ(MX), QQ(AAAA), QQ(ALL), [all...] |
/dalvik/vm/mterp/out/ |
InterpAsm-x86.S | 369 movzwl 2(rPC),%eax # eax<- AAAA 398 movzbl rINSTbl,%eax # eax<- AAAA 401 SET_VREG_WORD rINST %eax 0 # v[AAAA+0]<- rINST 402 SET_VREG_WORD %ecx %eax 1 # v[AAAA+1]<- eax 413 movzwl 2(rPC),%eax # eax<- AAAA 416 SET_VREG_WORD rINST %eax 0 # v[AAAA+0]<- rINST 417 SET_VREG_WORD %ecx %eax 1 # v[AAAA+1]<- ecx 460 movzwl 2(rPC),%eax # eax<- AAAA [all...] |
InterpAsm-armv5te-vfp.S | 413 FETCH(r0, 1) @ r0<- AAAA 417 SET_VREG(r2, r0) @ fp[AAAA]<- r2 460 FETCH(r2, 1) @ r2<- AAAA 462 add r2, rFP, r2, lsl #2 @ r2<- &fp[AAAA] 465 stmia r2, {r0-r1} @ fp[AAAA]<- r0/r1 510 FETCH(r0, 1) @ r0<- AAAA 514 SET_VREG(r2, r0) @ fp[AAAA]<- r2 [all...] |
InterpAsm-armv5te.S | 413 FETCH(r0, 1) @ r0<- AAAA 417 SET_VREG(r2, r0) @ fp[AAAA]<- r2 460 FETCH(r2, 1) @ r2<- AAAA 462 add r2, rFP, r2, lsl #2 @ r2<- &fp[AAAA] 465 stmia r2, {r0-r1} @ fp[AAAA]<- r0/r1 510 FETCH(r0, 1) @ r0<- AAAA 514 SET_VREG(r2, r0) @ fp[AAAA]<- r2 [all...] |
InterpAsm-armv7-a-neon.S | 426 FETCH(r0, 1) @ r0<- AAAA 430 SET_VREG(r2, r0) @ fp[AAAA]<- r2 472 FETCH(r2, 1) @ r2<- AAAA 474 add r2, rFP, r2, lsl #2 @ r2<- &fp[AAAA] 477 stmia r2, {r0-r1} @ fp[AAAA]<- r0/r1 522 FETCH(r0, 1) @ r0<- AAAA 526 SET_VREG(r2, r0) @ fp[AAAA]<- r2 [all...] |
InterpAsm-armv7-a.S | 426 FETCH(r0, 1) @ r0<- AAAA 430 SET_VREG(r2, r0) @ fp[AAAA]<- r2 472 FETCH(r2, 1) @ r2<- AAAA 474 add r2, rFP, r2, lsl #2 @ r2<- &fp[AAAA] 477 stmia r2, {r0-r1} @ fp[AAAA]<- r0/r1 522 FETCH(r0, 1) @ r0<- AAAA 526 SET_VREG(r2, r0) @ fp[AAAA]<- r2 [all...] |
InterpAsm-mips.S | 555 FETCH(a0, 1) # a0 <- AAAA 559 SET_VREG_GOTO(a2, a0, t0) # fp[AAAA] <- a2 and jump 603 FETCH(a2, 1) # a2 <- AAAA 605 EAS2(a2, rFP, a2) # a2 <- &fp[AAAA] 609 STORE64(a0, a1, a2) # fp[AAAA] <- a0/a1 653 FETCH(a0, 1) # a0 <- AAAA 657 SET_VREG_GOTO(a2, a0, t0) # fp[AAAA] <- a2 and jump [all...] |