HomeSort by relevance Sort by last modified time
    Searched refs:CodeGenOpt (Results 1 - 25 of 134) sorted by null

1 2 3 4 5 6

  /external/llvm/include/llvm/MC/
MCCodeGenInfo.h 33 CodeGenOpt::Level OptLevel;
38 CodeGenOpt::Level OL = CodeGenOpt::Default);
44 CodeGenOpt::Level getOptLevel() const { return OptLevel; }
  /external/llvm/include/llvm/CodeGen/
LinkAllCodegenComponents.h 43 (void) llvm::createBURRListDAGScheduler(NULL, llvm::CodeGenOpt::Default);
44 (void) llvm::createSourceListDAGScheduler(NULL,llvm::CodeGenOpt::Default);
45 (void) llvm::createHybridListDAGScheduler(NULL,llvm::CodeGenOpt::Default);
46 (void) llvm::createFastDAGScheduler(NULL, llvm::CodeGenOpt::Default);
47 (void) llvm::createDefaultScheduler(NULL, llvm::CodeGenOpt::Default);
48 (void) llvm::createVLIWDAGScheduler(NULL, llvm::CodeGenOpt::Default);
SchedulerRegistry.h 37 CodeGenOpt::Level);
69 CodeGenOpt::Level OptLevel);
74 CodeGenOpt::Level OptLevel);
81 CodeGenOpt::Level);
88 CodeGenOpt::Level);
93 CodeGenOpt::Level OptLevel);
99 CodeGenOpt::Level OptLevel);
103 CodeGenOpt::Level OptLevel);
108 CodeGenOpt::Level OptLevel);
  /external/llvm/lib/MC/
MCCodeGenInfo.cpp 19 CodeGenOpt::Level OL) {
  /external/llvm/lib/Target/
TargetSubtargetInfo.cpp 30 CodeGenOpt::Level OptLevel,
  /external/llvm/lib/Target/XCore/
XCore.h 31 CodeGenOpt::Level OptLevel);
  /external/llvm/lib/Target/AArch64/
AArch64.h 30 CodeGenOpt::Level OptLevel);
AArch64TargetMachine.cpp 33 CodeGenOpt::Level OL)
78 if (getAArch64Subtarget().isTargetELF() && getOptLevel() != CodeGenOpt::None)
  /external/llvm/lib/Target/MSP430/
MSP430.h 41 CodeGenOpt::Level OptLevel);
  /external/llvm/lib/Target/X86/
X86.h 33 CodeGenOpt::Level OptLevel);
X86TargetMachine.cpp 37 CodeGenOpt::Level OL)
61 CodeGenOpt::Level OL)
82 CodeGenOpt::Level OL,
176 if (getX86Subtarget().isTargetELF() && getOptLevel() != CodeGenOpt::None)
205 if (getOptLevel() != CodeGenOpt::None && getX86Subtarget().hasSSE2()) {
215 if (getOptLevel() != CodeGenOpt::None &&
220 if (getOptLevel() != CodeGenOpt::None &&
X86TargetMachine.h 41 CodeGenOpt::Level OL,
90 CodeGenOpt::Level OL);
119 CodeGenOpt::Level OL);
  /external/llvm/lib/Target/NVPTX/
NVPTXTargetMachine.h 46 //bool addCommonCodeGenPasses(PassManagerBase &, CodeGenOpt::Level,
52 CodeModel::Model CM, CodeGenOpt::Level OP, bool is64bit);
74 // CodeGenOpt::Level OptLevel);
76 //virtual bool addPreRegAlloc(PassManagerBase &, CodeGenOpt::Level);
104 CodeGenOpt::Level OL);
113 CodeGenOpt::Level OL);
  /external/llvm/lib/Target/PowerPC/
PPCTargetMachine.h 44 CodeGenOpt::Level OL, bool is64Bit);
84 CodeGenOpt::Level OL);
95 CodeGenOpt::Level OL);
PPCTargetMachine.cpp 40 CodeGenOpt::Level OL,
61 CodeGenOpt::Level OL)
71 CodeGenOpt::Level OL)
108 if (!DisableCTRLoops && getOptLevel() != CodeGenOpt::None)
128 if (!DisableCTRLoops && getOptLevel() != CodeGenOpt::None)
136 if (getOptLevel() != CodeGenOpt::None)
143 if (getOptLevel() != CodeGenOpt::None)
  /external/llvm/lib/Target/Sparc/
SparcTargetMachine.h 39 CodeGenOpt::Level OL, bool is64bit);
70 CodeGenOpt::Level OL);
82 CodeGenOpt::Level OL);
SparcTargetMachine.cpp 32 CodeGenOpt::Level OL,
84 CodeGenOpt::Level OL)
96 CodeGenOpt::Level OL)
  /external/llvm/lib/Target/Hexagon/
HexagonTargetMachine.cpp 72 CodeGenOpt::Level OL)
88 if (getOptLevel() != CodeGenOpt::None) {
130 bool NoOpt = (getOptLevel() == CodeGenOpt::None);
146 if (getOptLevel() != CodeGenOpt::None)
154 if (getOptLevel() != CodeGenOpt::None)
166 if (getOptLevel() != CodeGenOpt::None)
177 bool NoOpt = (getOptLevel() == CodeGenOpt::None);
  /external/llvm/lib/Target/ARM/
ARMTargetMachine.h 45 CodeGenOpt::Level OL);
80 CodeGenOpt::Level OL);
118 CodeGenOpt::Level OL);
ARM.h 33 CodeGenOpt::Level OptLevel);
ARMTargetMachine.cpp 49 CodeGenOpt::Level OL)
74 CodeGenOpt::Level OL)
100 CodeGenOpt::Level OL)
152 if (TM->getOptLevel() != CodeGenOpt::None && EnableGlobalMerge)
170 if (getOptLevel() != CodeGenOpt::None && !getARMSubtarget().isThumb1Only())
172 if (getOptLevel() != CodeGenOpt::None && getARMSubtarget().isCortexA9())
176 if (getOptLevel() != CodeGenOpt::None && getARMSubtarget().isCortexA15() &&
185 if (getOptLevel() != CodeGenOpt::None) {
198 if (getOptLevel() != CodeGenOpt::None) {
  /external/llvm/lib/Target/Mips/
MipsTargetMachine.h 54 CodeGenOpt::Level OL,
109 CodeGenOpt::Level OL);
120 CodeGenOpt::Level OL);
  /frameworks/compile/libbcc/include/bcc/Support/
CompilerConfig.h 49 llvm::CodeGenOpt::Level mOptLevel;
89 inline llvm::CodeGenOpt::Level getOptimizationLevel() const
91 inline void setOptimizationLevel(llvm::CodeGenOpt::Level pOptLvl)
  /external/llvm/include/llvm/Target/
TargetSubtargetInfo.h 70 virtual bool enablePostRAScheduler(CodeGenOpt::Level OptLevel,
  /external/llvm/lib/Target/CppBackend/
CPPTargetMachine.h 28 CodeGenOpt::Level OL)

Completed in 70 milliseconds

1 2 3 4 5 6