/external/llvm/include/llvm/CodeGen/ |
ScheduleDAG.h | 295 Sched::Preference SchedulingPref; // Scheduling preference. 319 isScheduleLow(false), isCloned(false), SchedulingPref(Sched::None), 333 isScheduleLow(false), isCloned(false), SchedulingPref(Sched::None), 346 isScheduleLow(false), isCloned(false), SchedulingPref(Sched::None),
|
/external/llvm/include/llvm/Target/ |
TargetLowering.h | 60 namespace Sched { 231 Sched::Preference getSchedulingPreference() const { 238 virtual Sched::Preference getSchedulingPreference(SDNode *) const { 239 return Sched::None; [all...] |
/external/llvm/lib/Target/ARM/ |
ARMISelLowering.h | 383 Sched::Preference getSchedulingPreference(SDNode *N) const;
|
ARMISelLowering.cpp | [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCISelLowering.h | 377 Sched::Preference getSchedulingPreference(SDNode *N) const;
|
PPCISelLowering.cpp | 563 setSchedulingPreference(Sched::Hybrid); [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
SelectionDAGISel.cpp | 187 ViewSchedDAGs("view-sched-dags", cl::Hidden, 188 cl::desc("Pop up a window to show sched dags as they are processed")); 215 ISHeuristic("pre-RA-sched", 234 TLI->getSchedulingPreference() == Sched::Source) 236 if (TLI->getSchedulingPreference() == Sched::RegPressure) 238 if (TLI->getSchedulingPreference() == Sched::Hybrid) 240 if (TLI->getSchedulingPreference() == Sched::VLIW) 242 assert(TLI->getSchedulingPreference() == Sched::ILP && 243 "Unknown sched type!"); [all...] |
ScheduleDAGRRList.cpp | 18 #define DEBUG_TYPE "pre-RA-sched" 67 "disable-sched-cycles", cl::Hidden, cl::init(false), 70 // Temporary sched=list-ilp flags until the heuristics are robust. 71 // Some options are also available under sched=list-hybrid. 73 "disable-sched-reg-pressure", cl::Hidden, cl::init(false), 74 cl::desc("Disable regpressure priority in sched=list-ilp")); 76 "disable-sched-live-uses", cl::Hidden, cl::init(true), 77 cl::desc("Disable live use priority in sched=list-ilp")); 79 "disable-sched-vrcycle", cl::Hidden, cl::init(false), 82 "disable-sched-physreg-join", cl::Hidden, cl::init(false) [all...] |
ScheduleDAGSDNodes.cpp | 15 #define DEBUG_TYPE "pre-RA-sched" 44 "sched-high-latency-cycles", cl::Hidden, cl::init(10), 83 SU->SchedulingPref = Sched::None; [all...] |
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
R600ISelLowering.cpp | 50 setSchedulingPreference(Sched::VLIW);
|
AMDILISelLowering.cpp | 226 setSchedulingPreference(Sched::RegPressure);
|
/external/mesa3d/src/gallium/drivers/radeon/ |
R600ISelLowering.cpp | 50 setSchedulingPreference(Sched::VLIW);
|
AMDILISelLowering.cpp | 226 setSchedulingPreference(Sched::RegPressure);
|
/external/llvm/lib/Target/R600/ |
AMDILISelLowering.cpp | 208 setSchedulingPreference(Sched::RegPressure);
|
SIISelLowering.cpp | 94 setSchedulingPreference(Sched::RegPressure); [all...] |
R600ISelLowering.cpp | 102 setSchedulingPreference(Sched::VLIW); [all...] |
/external/llvm/lib/Target/NVPTX/ |
NVPTXISelLowering.cpp | 121 setSchedulingPreference(Sched::RegPressure); 123 setSchedulingPreference(Sched::Source); [all...] |
/external/llvm/lib/CodeGen/ |
TargetLoweringBase.cpp | 643 SchedPreferenceInfo = Sched::ILP; [all...] |
/external/llvm/lib/Target/Hexagon/ |
HexagonISelLowering.cpp | [all...] |
/external/llvm/lib/Target/XCore/ |
XCoreISelLowering.cpp | 82 setSchedulingPreference(Sched::RegPressure); [all...] |
/external/llvm/lib/Target/SystemZ/ |
SystemZISelLowering.cpp | 72 setSchedulingPreference(Sched::RegPressure); [all...] |
/external/llvm/lib/Target/X86/ |
X86ISelLowering.cpp | 235 setSchedulingPreference(Sched::ILP); 237 setSchedulingPreference(Sched::ILP); 239 setSchedulingPreference(Sched::RegPressure); [all...] |