HomeSort by relevance Sort by last modified time
    Searched refs:getLocReg (Results 1 - 14 of 14) sorted by null

  /external/llvm/lib/Target/Sparc/
SparcISelLowering.cpp 201 Chain = DAG.getCopyToReg(Chain, DL, VA.getLocReg(),
206 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT()));
287 if (i+1 < RVLocs.size() && RVLocs[i+1].getLocReg() == VA.getLocReg()) {
295 Chain = DAG.getCopyToReg(Chain, DL, VA.getLocReg(), OutVal, Flag);
299 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT()));
368 MF.getRegInfo().addLiveIn(VA.getLocReg(), VRegHi);
383 unsigned loReg = MF.addLiveIn(NextVA.getLocReg(),
394 MF.getRegInfo().addLiveIn(VA.getLocReg(), VReg);
556 unsigned VReg = MF.addLiveIn(VA.getLocReg(),
    [all...]
  /external/llvm/include/llvm/CodeGen/
CallingConvLower.h 122 unsigned getLocReg() const { assert(isRegLoc()); return Loc; }
  /external/llvm/lib/Target/ARM/
ARMFastISel.cpp     [all...]
ARMISelLowering.cpp     [all...]
  /external/llvm/lib/Target/MSP430/
MSP430ISelLowering.cpp 352 RegInfo.addLiveIn(VA.getLocReg(), VReg);
436 Chain = DAG.getCopyToReg(Chain, dl, VA.getLocReg(),
442 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT()));
512 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
617 Chain = DAG.getCopyFromReg(Chain, dl, RVLocs[i].getLocReg(),
    [all...]
  /external/llvm/lib/Target/X86/
X86FastISel.cpp 784 if (VA.getLocReg() == X86::ST0 || VA.getLocReg() == X86::ST1)
813 unsigned DstReg = VA.getLocReg();
822 RetRegs.push_back(VA.getLocReg());
    [all...]
X86ISelLowering.cpp     [all...]
  /external/llvm/lib/Target/Hexagon/
HexagonISelLowering.cpp 324 Chain = DAG.getCopyToReg(Chain, dl, VA.getLocReg(), OutVals[i], Flag);
328 RetOps.push_back(DAG.getRegister(VA.getLocReg(), VA.getLocVT()));
370 RVLocs[i].getLocReg(),
503 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
860 RegInfo.addLiveIn(VA.getLocReg(), VReg);
865 RegInfo.addLiveIn(VA.getLocReg(), VReg);
    [all...]
  /external/llvm/lib/Target/XCore/
XCoreISelLowering.cpp     [all...]
  /external/llvm/lib/Target/AArch64/
AArch64ISelLowering.cpp     [all...]
  /external/llvm/lib/Target/R600/
SIISelLowering.cpp 226 unsigned Reg = VA.getLocReg();
251 Reg = ArgLocs[ArgIdx++].getLocReg();
    [all...]
  /external/llvm/lib/Target/Mips/
MipsISelLowering.cpp     [all...]
  /external/llvm/lib/Target/SystemZ/
SystemZISelLowering.cpp 624 MRI.addLiveIn(VA.getLocReg(), VReg);
744 RegsToPass.push_back(std::make_pair(VA.getLocReg(), ArgValue));
825 SDValue RetValue = DAG.getCopyFromReg(Chain, DL, VA.getLocReg(),
    [all...]
  /external/llvm/lib/Target/PowerPC/
PPCISelLowering.cpp     [all...]

Completed in 192 milliseconds