Search

Home	Sort by relevance Sort by last modified time

Searched full:_debug_printf (Results 26 - 38 of 38) sorted by null

/external/mesa3d/src/gallium/auxiliary/gallivm/
lp_bld_init.c	`268 _debug_printf("%s\n", error);`
lp_bld_tgsi_soa.c	`[all...]`
/external/chromium_org/third_party/mesa/src/src/gallium/auxiliary/util/
u_blitter.c	`344 _debug_printf("u_blitter:%i: Caught recursion. This is a driver bug.\n", 353 _debug_printf("u_blitter:%i: Caught recursion. This is a driver bug.\n", [all...]`
/external/mesa3d/src/gallium/auxiliary/util/
u_blitter.c	`344 _debug_printf("u_blitter:%i: Caught recursion. This is a driver bug.\n", 353 _debug_printf("u_blitter:%i: Caught recursion. This is a driver bug.\n", [all...]`
/external/chromium_org/third_party/mesa/src/src/gallium/auxiliary/gallivm/
lp_bld_tgsi_soa.c	`[all...]`
/external/chromium_org/third_party/mesa/src/src/gallium/auxiliary/tgsi/
tgsi_ppc.c	`[all...]`
/external/mesa3d/src/gallium/auxiliary/tgsi/
tgsi_ppc.c	`[all...]`
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nv30/
nvfx_fragprog.c	`[all...]`
/external/chromium_org/third_party/mesa/src/src/gallium/state_trackers/d3d1x/gd3d11/
d3d11_screen.h	`132 _debug_printf("Warning: driver does not even meet D3D_FEATURE_LEVEL_9_1 features, advertising it anyway!\n"); [all...]`
/external/mesa3d/src/gallium/drivers/nv30/
nvfx_fragprog.c	`[all...]`
/external/mesa3d/src/gallium/state_trackers/d3d1x/gd3d11/
d3d11_screen.h	`132 _debug_printf("Warning: driver does not even meet D3D_FEATURE_LEVEL_9_1 features, advertising it anyway!\n"); [all...]`
/prebuilts/gcc/darwin-x86/mips/mipsel-linux-android-4.6/lib/
libmipsel-unknown-linux-android-sim.a	330 ?=hp,vp,#8g?p,?p,?p,?p,?p,?p,?p,?p,p,p,&p,8p,Jp,Yp,fp,yp,?p,?p,?p,?p,?p,?p,?p,?p,p,#'?? #@A2LFt^tvt?t?t?t?t?t?tt%t?%X??%X????;tOt????`??`??%X? (? ?) ?"#8g3#8g(H? (?? ?%X?\#P}?%X??0e???a$??l$??'?? ?`??`??`??`??`??`??`?'?? w$??M ?\ ?j ?} ?? ?? ?? ?? ?? ?? ?? ?!?!?2!?E!?T!?d!?r!??!??!??!??!??!??!??!?"?"?4"?H"?\"??%X?C#8g`?&X??$???$???$??L??T#8g0(_cb_host_to_target_errno_cb_host_to_target_stat_cb_is_stderr_cb_is_stdin_cb_is_stdout_cb_read_target_syscall_maps_cb_store_target_endian_cb_target_to_host_open_cb_target_to_host_syscall_default_callback_sim_cb_eprintf_sim_cb_printf_cb_syscall_simulator_sysroot_cb_init_errno_map_cb_init_open_map_cb_init_syscall_map_version_basepc_check_div_hilo_check_fmt_p_check_fpu_check_mf_cycles_check_mf_hilo_check_mt_hilo_check_mult_hilo_check_u64_delayslot16_delayslot32_do_addiu_do_addu_do_and_do_daddiu_do_daddu_do_ddiv_do_ddivu_do_div_do_divu_do_dmult_do_dmultu_do_dmultx_do_dror_do_dsll_do_dsllv_do_dsra_do_dsrav_do_dsrl_do_dsrlv_do_dsubu_do_extp_do_h_extr_do_load_do_load_left_do_load_right_do_mfhi_do_mflo_do_mult_do_multu_do_nor_do_or_do_ori_do_ph_cmpu_do_ph_dot_product_do_ph_maq_do_ph_muleq_do_ph_mulq_do_ph_op_do_ph_shift_do_ph_shrl_do_precr_sra_do_qb_cmpgdu_do_qb_cmpgu_do_qb_cmpu_do_qb_dot_product_do_qb_muleu_do_qb_op_do_qb_shift_do_qb_shra_do_qh_ph_op_do_qh_w_op_do_qx_w_ph_dot_product_do_ror_do_save_do_shilo_do_sll_do_sllv_do_slt_do_slti_do_sltiu_do_sltu_do_sra_do_srav_do_srl_do_srlv_do_store_do_store_left_do_store_right_do_subu_do_u_ph_op_do_uh_qb_op_do_vr_mul_op_do_w_dot_product_do_w_extr_do_w_mulq_do_w_op_do_w_ph_dot_product_do_w_shll_do_w_shra_do_x_w_ph_dot_product_do_xor_do_xori_loadstore_ea_not_word_value_nullify_next_insn32_semantic_illegal_str_COND_str_FMT_str_MFHI_str_ND_str_SAT_str_TF_str_UNS_unpredictable_itable_itable_flag_names_itable_option_names_itable_processor_names_semantic_ABS_fmt_COP1_semantic_ADDIU_NORMAL_semantic_ADDI_NORMAL_semantic_ADDU_SPECIAL_semantic_ADD_SPECIAL_semantic_ADD_fmt_COP1_semantic_ANDI_NORMAL_semantic_AND_SPECIAL_semantic_BC0FL_COP0_semantic_BC0F_COP0_semantic_BC0TL_COP0_semantic_BC0T_COP0_semantic_BC1b_COP1S_semantic_BEQL_NORMAL_semantic_BEQ_NORMAL_semantic_BGEZALL_REGIMM_semantic_BGEZAL_REGIMM_semantic_BGEZL_REGIMM_semantic_BGEZ_REGIMM_semantic_BGTZL_NORMAL_semantic_BGTZ_NORMAL_semantic_BLEZL_NORMAL_semantic_BLEZ_NORMAL_semantic_BLTZALL_REGIMM_semantic_BLTZAL_REGIMM_semantic_BLTZL_REGIMM_semantic_BLTZ_REGIMM_semantic_BNEL_NORMAL_semantic_BNE_NORMAL_semantic_BREAK_SPECIAL_semantic_CACHE_NORMAL_semantic_CEIL_L_fmt_COP1_semantic_CEIL_W_COP1_semantic_CFC1b_COP1_semantic_COPz_NORMAL_semantic_CTC1b_COP1_semantic_CVT_D_fmt_COP1_semantic_CVT_L_fmt_COP1_semantic_CVT_S_fmt_COP1_semantic_CVT_W_fmt_COP1_semantic_C_cond_fmtb_COP1_semantic_DIVU_SPECIAL_semantic_DIV_SPECIAL_semantic_DIV_fmt_COP1_semantic_ERET_COP0_semantic_FLOOR_L_fmt_COP1_semantic_FLOOR_W_fmt_COP1_semantic_JALR_SPECIAL_semantic_JAL_NORMAL_semantic_JR_SPECIAL_semantic_J_NORMAL_semantic_LBU_NORMAL_semantic_LB_NORMAL_semantic_LDC1b_COP1_semantic_LHU_NORMAL_semantic_LH_NORMAL_semantic_LL_NORMAL_semantic_LUI_NORMAL_semantic_LWC1_COP1_semantic_LWCz_NORMAL_semantic_LWL_NORMAL_semantic_LWR_NORMAL_semantic_LWXC1_COP1X_semantic_LW_NORMAL_semantic_MADD_fmt_COP1X_semantic_MFC0_COP0_semantic_MFC1b_COP1_semantic_MFHI_SPECIAL_semantic_MFLO_SPECIAL_semantic_MOVN_SPECIAL_semantic_MOVN_fmt_COP1_semantic_MOVZ_SPECIAL_semantic_MOVZ_fmt_COP1_semantic_MOV_fmt_COP1_semantic_MOVtf_SPECIAL_semantic_MOVtf_fmt_COP1_semantic_MSUB_fmt_COP1X_semantic_MTC0_COP0_semantic_MTC1b_COP1_semantic_MTHI_SPECIAL_semantic_MTLO_SPECIAL_semantic_MULTU_SPECIAL_semantic_MULT_SPECIAL_semantic_MUL_fmt_COP1_semantic_NEG_fmt_COP1_semantic_NMADD_fmt_COP1X_semantic_NMSUB_fmt_COP1X_semantic_NOR_SPECIAL_semantic_ORI_NORMAL_semantic_OR_SPECIAL_semantic_PREFX_COP1X_semantic_PREF_NORMAL_semantic_RECIP_fmt_COP1_semantic_RFE_COP0_semantic_ROUND_L_fmt_COP1_semantic_ROUND_W_fmt_COP1_semantic_RSQRT_fmt_COP1_semantic_RSVD_SPECIAL_semantic_SB_NORMAL_semantic_SC_NORMAL_semantic_SDC1b_COP1_semantic_SH_NORMAL_semantic_SLLV_SPECIAL_semantic_SLLa_SPECIAL_semantic_SLTIU_NORMAL_semantic_SLTI_NORMAL_semantic_SLTU_SPECIAL_semantic_SLT_SPECIAL_semantic_SQRT_fmt_COP1_semantic_SRAV_SPECIAL_semantic_SRA_SPECIAL_semantic_SRLV_SPECIAL_semantic_SRL_SPECIAL_semantic_SUBU_SPECIAL_semantic_SUB_SPECIAL_semantic_SUB_fmt_COP1_semantic_SWC1_COP1_semantic_SWCz_NORMAL_semantic_SWL_NORMAL_semantic_SWR_NORMAL_semantic_SWXC1_COP1X_semantic_SW_NORMAL_semantic_SYNC_SPECIAL_semantic_SYSCALL_SPECIAL_semantic_TEQI_REGIMM_semantic_TEQ_SPECIAL_semantic_TGEIU_REGIMM_semantic_TGEI_REGIMM_semantic_TGEU_SPECIAL_semantic_TGE_SPECIAL_semantic_TLBP_COP0_semantic_TLBR_COP0_semantic_TLBWI_COP0_semantic_TLBWR_COP0_semantic_TLTIU_REGIMM_semantic_TLTI_REGIMM_semantic_TLTU_SPECIAL_semantic_TLT_SPECIAL_semantic_TNEI_REGIMM_semantic_TNE_SPECIAL_semantic_TRUNC_L_fmt_COP1_semantic_TRUNC_W_COP1_semantic_XORI_NORMAL_semantic_XOR_SPECIAL_idecode_issue_engine_run_sim_engine_run_sim_addr_range_add_sim_addr_range_delete_sim_addr_range_hit_p_print_sim_config_sim_config_sim_config_default_sim_core_attach_sim_core_detach_sim_core_install_sim_core_read_aligned_1_sim_core_read_aligned_16_sim_core_read_aligned_2_sim_core_read_aligned_4_sim_core_read_aligned_8_sim_core_read_buffer_sim_core_read_misaligned_3_sim_core_read_misaligned_5_sim_core_read_misaligned_6_sim_core_read_misaligned_7_sim_core_read_unaligned_16_sim_core_read_unaligned_2_sim_core_read_unaligned_4_sim_core_read_unaligned_8_sim_core_set_xor_sim_core_signal_sim_core_trans_addr_sim_core_write_aligned_1_sim_core_write_aligned_16_sim_core_write_aligned_2_sim_core_write_aligned_4_sim_core_write_aligned_8_sim_core_write_buffer_sim_core_write_misaligned_3_sim_core_write_misaligned_5_sim_core_write_misaligned_6_sim_core_write_misaligned_7_sim_core_write_unaligned_16_sim_core_write_unaligned_2_sim_core_write_unaligned_4_sim_core_write_unaligned_8_sim_core_xor_read_buffer_sim_core_xor_write_buffer_sim_events_deschedule_sim_events_elapsed_time_sim_events_install_sim_events_preprocess_sim_events_process_sim_events_remain_time_sim_events_schedule_sim_events_schedule_after_signal_sim_events_schedule_tracef_sim_events_schedule_vtracef_sim_events_slip_sim_events_tick_sim_events_tickn_sim_events_time_sim_events_watch_clock_sim_events_watch_core_sim_events_watch_sim_sim_fpu_232to_sim_fpu_2d_sim_fpu_32to_sim_fpu_64to_sim_fpu_abs_sim_fpu_add_sim_fpu_cmp_sim_fpu_d2_sim_fpu_div_sim_fpu_eq_sim_fpu_exp_sim_fpu_fraction_sim_fpu_fractionto_sim_fpu_ge_sim_fpu_gt_sim_fpu_guard_sim_fpu_i32to_sim_fpu_i64to_sim_fpu_inv_sim_fpu_is_sim_fpu_is_denorm_sim_fpu_is_eq_sim_fpu_is_ge_sim_fpu_is_gt_sim_fpu_is_infinity_sim_fpu_is_le_sim_fpu_is_lt_sim_fpu_is_nan_sim_fpu_is_ne_sim_fpu_is_number_sim_fpu_is_qnan_sim_fpu_is_snan_sim_fpu_is_zero_sim_fpu_le_sim_fpu_lt_sim_fpu_max_sim_fpu_max32_sim_fpu_max64_sim_fpu_min_sim_fpu_mul_sim_fpu_ne_sim_fpu_neg_sim_fpu_one_sim_fpu_print_fpu_sim_fpu_print_status_sim_fpu_printn_fpu_sim_fpu_qnan_sim_fpu_round_32_sim_fpu_round_64_sim_fpu_sign_sim_fpu_sqrt_sim_fpu_sub_sim_fpu_to232_sim_fpu_to32_sim_fpu_to32i_sim_fpu_to32u_sim_fpu_to64_sim_fpu_to64i_sim_fpu_to64u_sim_fpu_tofraction_sim_fpu_two_sim_fpu_u32to_sim_fpu_u64to_sim_fpu_zero_sim_io_close_sim_io_eprintf_sim_io_error_sim_io_evprintf_sim_io_flush_stderr_sim_io_flush_stdout_sim_io_fstat_sim_io_get_errno_sim_io_init_sim_io_isatty_sim_io_lseek_sim_io_open_sim_io_poll_quit_sim_io_poll_read_sim_io_printf_sim_io_read_sim_io_read_stdin_sim_io_rename_sim_io_shutdown_sim_io_stat_sim_io_system_sim_io_time_sim_io_unlink_sim_io_vprintf_sim_io_write_sim_io_write_stderr_sim_io_write_stdout_sim_info_sim_load_file_sim_memopt_install_sim_module_add_info_fn_sim_module_add_init_fn_sim_module_add_resume_fn_sim_module_add_suspend_fn_sim_module_add_uninstall_fn_sim_module_info_sim_module_init_sim_module_install_sim_module_resume_sim_module_suspend_sim_module_uninstall_sim_post_argv_init_sim_pre_argv_init_sim_add_option_table_sim_args_command_sim_parse_args_sim_print_help_standard_install_profile_install_set_profile_option_mask_sim_profile_print_bar_sim_profile_set_option_sim_signal_to_host_sim_signal_to_target_debug_printf_trace_generic_trace_input0_trace_input_addr1_trace_input_bool1_trace_input_fp1_trace_input_fp2_trace_input_fp3_trace_input_fpu1_trace_input_fpu2_trace_input_fpu3_trace_input_word1_trace_input_word2_trace_input_word3_trace_input_word4_trace_install_trace_one_insn_trace_prefix_trace_printf_trace_result0_trace_result_addr1_trace_result_bool1_trace_result_fp1_trace_result_fp2_trace_result_fpu1_trace_result_string1_trace_result_word1_trace_result_word1_string1_trace_result_word2_trace_result_word4_trace_vprintf_access_to_str_map_to_str_sim_add_commas_sim_analyze_program_sim_cpu_lookup_sim_cpu_msg_prefix_sim_do_commandf_sim_elapsed_time_get_sim_elapsed_time_since_sim_io_eprintf_cpu_sim_state_alloc_sim_state_free_transfer_to_str_zalloc_sim_watchpoint_install_convert_convert_ps_fp_abs_fp_add_fp_add_r_fp_cmp_fp_div_fp_madd_fp_msub_fp_mul_fp_mul_r_fp_neg_fp_nmadd_fp_nmsub_fp_recip_fp_recip1_fp_recip2_fp_rsqrt_fp_rsqrt1_fp_rsqrt2_fp_sqrt_fp_sub_pack_ps_ps_lower_ps_upper_store_fcr_store_fpr_test_fcsr_update_fcsr_value_fcr_value_fpr_cop_ld_cop_lw_cop_sd_cop_sw_decode_coproc_dotrace_interrupt_event_mips_core_signal_mips_cpu_exception_resume_mips_cpu_exception_suspend_mips_cpu_exception_trigger_pr_addr_pr_uword64_signal_exception_sim_close_sim_create_inferior_sim_do_command_sim_fetch_register_sim_monitor_sim_open_sim_read_sim_store_register_sim_write_tracefh_unpredictable_action_mdmx_acc_op_mdmx_cc_op_mdmx_cpr_op_mdmx_pick_op_mdmx_rac_op_mdmx_round_op_mdmx_shuffle_mdmx_wach_mdmx_wacl_DSPHI_REGNUM_DSPLO_REGNUM_address_translation_cache_op_ifetch16_ifetch32_load_memory_pending_tick_prefetch_store_memory_sync_operation_sim_load_sim_engine_abort_sim_engine_get_run_state_sim_engine_halt_sim_engine_install_sim_engine_last_cpu_nr_sim_engine_next_cpu_nr_sim_engine_nr_cpus_sim_engine_restart_sim_engine_set_run_state_sim_engine_vabort_sim_stop_sim_resume_sim_stop_reason#1/20 1346989462 501 20 100644 10764 ` [all...]
/prebuilts/gcc/darwin-x86/mips/mipsel-linux-android-4.7/lib/
libmipsel-unknown-linux-android-sim.a	59 ??%??@??R??c??x???????????????????/??L??i????????????????????"??"??%@?%@?"??"??"?-'???'??Y'??j'??~'???'???'???'????'???'??,07C07\07p07?07?07?07?07?0707#07407E07W07h07?07?07?%@?`?`?`?`?`?`?```$`0`=`O`c`o`{`?`?`?`?`?`?`?`?```%`4`D`S`f`w`?`?`?`?`?`?`?`?`?````/`E`Y`g`y`?`?`?`?`?`?`?`?`?```/`<`K`Z`?Dh?&v?&#???&??&??&??&??&??&??&??&?&?&&?&8?&J?&Y?&f?&y?&??&??&??&??&??&??&??&??&?&#'??#pI28WF?^?v??????????????%??%@?%@???;?O???????????%@ (@? P!) P!"#?3#?(@?(h ?%@\#???%@?`x???a$?l$?'???P??P??P??P??P??P??P?'??w$?M ?&\ ?&j ?&} ?&? ?&? ?&? ?&? ?&? ?&? ?&? ?&!?&!?&2!?&E!?&T!?&d!?&r!?&?!?&?!?&?!?&?!?&?!?&?!?&?!?&"?&"?&4"?&H"?&\"?&?%@C#?P?&@?$??$??$?Lh?T#?0(_cb_host_to_target_errno_cb_host_to_target_stat_cb_is_stderr_cb_is_stdin_cb_is_stdout_cb_read_target_syscall_maps_cb_store_target_endian_cb_target_to_host_open_cb_target_to_host_syscall_default_callback_sim_cb_eprintf_sim_cb_printf_cb_syscall_simulator_sysroot_cb_init_errno_map_cb_init_open_map_cb_init_syscall_map_version_basepc_check_div_hilo_check_fmt_p_check_fpu_check_mf_cycles_check_mf_hilo_check_mt_hilo_check_mult_hilo_check_u64_delayslot16_delayslot32_do_addiu_do_addu_do_and_do_daddiu_do_daddu_do_ddiv_do_ddivu_do_div_do_divu_do_dmult_do_dmultu_do_dmultx_do_dror_do_dsll_do_dsllv_do_dsra_do_dsrav_do_dsrl_do_dsrlv_do_dsubu_do_extp_do_h_extr_do_load_do_load_left_do_load_right_do_mfhi_do_mflo_do_mult_do_multu_do_nor_do_or_do_ori_do_ph_cmpu_do_ph_dot_product_do_ph_maq_do_ph_muleq_do_ph_mulq_do_ph_op_do_ph_shift_do_ph_shrl_do_precr_sra_do_qb_cmpgdu_do_qb_cmpgu_do_qb_cmpu_do_qb_dot_product_do_qb_muleu_do_qb_op_do_qb_shift_do_qb_shra_do_qh_ph_op_do_qh_w_op_do_qx_w_ph_dot_product_do_ror_do_save_do_shilo_do_sll_do_sllv_do_slt_do_slti_do_sltiu_do_sltu_do_sra_do_srav_do_srl_do_srlv_do_store_do_store_left_do_store_right_do_subu_do_u_ph_op_do_uh_qb_op_do_vr_mul_op_do_w_dot_product_do_w_extr_do_w_mulq_do_w_op_do_w_ph_dot_product_do_w_shll_do_w_shra_do_x_w_ph_dot_product_do_xor_do_xori_loadstore_ea_not_word_value_nullify_next_insn32_semantic_illegal_str_COND_str_FMT_str_MFHI_str_ND_str_SAT_str_TF_str_UNS_unpredictable_itable_itable_flag_names_itable_option_names_itable_processor_names_semantic_ABS_fmt_COP1_semantic_ADDIU_NORMAL_semantic_ADDI_NORMAL_semantic_ADDU_SPECIAL_semantic_ADD_SPECIAL_semantic_ADD_fmt_COP1_semantic_ANDI_NORMAL_semantic_AND_SPECIAL_semantic_BC0FL_COP0_semantic_BC0F_COP0_semantic_BC0TL_COP0_semantic_BC0T_COP0_semantic_BC1b_COP1S_semantic_BEQL_NORMAL_semantic_BEQ_NORMAL_semantic_BGEZALL_REGIMM_semantic_BGEZAL_REGIMM_semantic_BGEZL_REGIMM_semantic_BGEZ_REGIMM_semantic_BGTZL_NORMAL_semantic_BGTZ_NORMAL_semantic_BLEZL_NORMAL_semantic_BLEZ_NORMAL_semantic_BLTZALL_REGIMM_semantic_BLTZAL_REGIMM_semantic_BLTZL_REGIMM_semantic_BLTZ_REGIMM_semantic_BNEL_NORMAL_semantic_BNE_NORMAL_semantic_BREAK_SPECIAL_semantic_CACHE_NORMAL_semantic_CEIL_L_fmt_COP1_semantic_CEIL_W_COP1_semantic_CFC1b_COP1_semantic_COPz_NORMAL_semantic_CTC1b_COP1_semantic_CVT_D_fmt_COP1_semantic_CVT_L_fmt_COP1_semantic_CVT_S_fmt_COP1_semantic_CVT_W_fmt_COP1_semantic_C_cond_fmtb_COP1_semantic_DIVU_SPECIAL_semantic_DIV_SPECIAL_semantic_DIV_fmt_COP1_semantic_ERET_COP0_semantic_FLOOR_L_fmt_COP1_semantic_FLOOR_W_fmt_COP1_semantic_JALR_SPECIAL_semantic_JAL_NORMAL_semantic_JR_SPECIAL_semantic_J_NORMAL_semantic_LBU_NORMAL_semantic_LB_NORMAL_semantic_LDC1b_COP1_semantic_LHU_NORMAL_semantic_LH_NORMAL_semantic_LL_NORMAL_semantic_LUI_NORMAL_semantic_LWC1_COP1_semantic_LWCz_NORMAL_semantic_LWL_NORMAL_semantic_LWR_NORMAL_semantic_LWXC1_COP1X_semantic_LW_NORMAL_semantic_MADD_fmt_COP1X_semantic_MFC0_COP0_semantic_MFC1b_COP1_semantic_MFHI_SPECIAL_semantic_MFLO_SPECIAL_semantic_MOVN_SPECIAL_semantic_MOVN_fmt_COP1_semantic_MOVZ_SPECIAL_semantic_MOVZ_fmt_COP1_semantic_MOV_fmt_COP1_semantic_MOVtf_SPECIAL_semantic_MOVtf_fmt_COP1_semantic_MSUB_fmt_COP1X_semantic_MTC0_COP0_semantic_MTC1b_COP1_semantic_MTHI_SPECIAL_semantic_MTLO_SPECIAL_semantic_MULTU_SPECIAL_semantic_MULT_SPECIAL_semantic_MUL_fmt_COP1_semantic_NEG_fmt_COP1_semantic_NMADD_fmt_COP1X_semantic_NMSUB_fmt_COP1X_semantic_NOR_SPECIAL_semantic_ORI_NORMAL_semantic_OR_SPECIAL_semantic_PREFX_COP1X_semantic_PREF_NORMAL_semantic_RECIP_fmt_COP1_semantic_RFE_COP0_semantic_ROUND_L_fmt_COP1_semantic_ROUND_W_fmt_COP1_semantic_RSQRT_fmt_COP1_semantic_RSVD_SPECIAL_semantic_SB_NORMAL_semantic_SC_NORMAL_semantic_SDC1b_COP1_semantic_SH_NORMAL_semantic_SLLV_SPECIAL_semantic_SLLa_SPECIAL_semantic_SLTIU_NORMAL_semantic_SLTI_NORMAL_semantic_SLTU_SPECIAL_semantic_SLT_SPECIAL_semantic_SQRT_fmt_COP1_semantic_SRAV_SPECIAL_semantic_SRA_SPECIAL_semantic_SRLV_SPECIAL_semantic_SRL_SPECIAL_semantic_SUBU_SPECIAL_semantic_SUB_SPECIAL_semantic_SUB_fmt_COP1_semantic_SWC1_COP1_semantic_SWCz_NORMAL_semantic_SWL_NORMAL_semantic_SWR_NORMAL_semantic_SWXC1_COP1X_semantic_SW_NORMAL_semantic_SYNC_SPECIAL_semantic_SYSCALL_SPECIAL_semantic_TEQI_REGIMM_semantic_TEQ_SPECIAL_semantic_TGEIU_REGIMM_semantic_TGEI_REGIMM_semantic_TGEU_SPECIAL_semantic_TGE_SPECIAL_semantic_TLBP_COP0_semantic_TLBR_COP0_semantic_TLBWI_COP0_semantic_TLBWR_COP0_semantic_TLTIU_REGIMM_semantic_TLTI_REGIMM_semantic_TLTU_SPECIAL_semantic_TLT_SPECIAL_semantic_TNEI_REGIMM_semantic_TNE_SPECIAL_semantic_TRUNC_L_fmt_COP1_semantic_TRUNC_W_COP1_semantic_XORI_NORMAL_semantic_XOR_SPECIAL_idecode_issue_engine_run_sim_engine_run_sim_addr_range_add_sim_addr_range_delete_sim_addr_range_hit_p_print_sim_config_sim_config_sim_config_default_sim_core_attach_sim_core_detach_sim_core_install_sim_core_read_aligned_1_sim_core_read_aligned_16_sim_core_read_aligned_2_sim_core_read_aligned_4_sim_core_read_aligned_8_sim_core_read_buffer_sim_core_read_misaligned_3_sim_core_read_misaligned_5_sim_core_read_misaligned_6_sim_core_read_misaligned_7_sim_core_read_unaligned_16_sim_core_read_unaligned_2_sim_core_read_unaligned_4_sim_core_read_unaligned_8_sim_core_set_xor_sim_core_signal_sim_core_trans_addr_sim_core_write_aligned_1_sim_core_write_aligned_16_sim_core_write_aligned_2_sim_core_write_aligned_4_sim_core_write_aligned_8_sim_core_write_buffer_sim_core_write_misaligned_3_sim_core_write_misaligned_5_sim_core_write_misaligned_6_sim_core_write_misaligned_7_sim_core_write_unaligned_16_sim_core_write_unaligned_2_sim_core_write_unaligned_4_sim_core_write_unaligned_8_sim_core_xor_read_buffer_sim_core_xor_write_buffer_sim_events_deschedule_sim_events_elapsed_time_sim_events_install_sim_events_preprocess_sim_events_process_sim_events_remain_time_sim_events_schedule_sim_events_schedule_after_signal_sim_events_schedule_tracef_sim_events_schedule_vtracef_sim_events_slip_sim_events_tick_sim_events_tickn_sim_events_time_sim_events_watch_clock_sim_events_watch_core_sim_events_watch_sim_sim_fpu_232to_sim_fpu_2d_sim_fpu_32to_sim_fpu_64to_sim_fpu_abs_sim_fpu_add_sim_fpu_cmp_sim_fpu_d2_sim_fpu_div_sim_fpu_eq_sim_fpu_exp_sim_fpu_fraction_sim_fpu_fractionto_sim_fpu_ge_sim_fpu_gt_sim_fpu_guard_sim_fpu_i32to_sim_fpu_i64to_sim_fpu_inv_sim_fpu_is_sim_fpu_is_denorm_sim_fpu_is_eq_sim_fpu_is_ge_sim_fpu_is_gt_sim_fpu_is_infinity_sim_fpu_is_le_sim_fpu_is_lt_sim_fpu_is_nan_sim_fpu_is_ne_sim_fpu_is_number_sim_fpu_is_qnan_sim_fpu_is_snan_sim_fpu_is_zero_sim_fpu_le_sim_fpu_lt_sim_fpu_max_sim_fpu_max32_sim_fpu_max64_sim_fpu_min_sim_fpu_mul_sim_fpu_ne_sim_fpu_neg_sim_fpu_one_sim_fpu_print_fpu_sim_fpu_print_status_sim_fpu_printn_fpu_sim_fpu_qnan_sim_fpu_round_32_sim_fpu_round_64_sim_fpu_sign_sim_fpu_sqrt_sim_fpu_sub_sim_fpu_to232_sim_fpu_to32_sim_fpu_to32i_sim_fpu_to32u_sim_fpu_to64_sim_fpu_to64i_sim_fpu_to64u_sim_fpu_tofraction_sim_fpu_two_sim_fpu_u32to_sim_fpu_u64to_sim_fpu_zero_sim_io_close_sim_io_eprintf_sim_io_error_sim_io_evprintf_sim_io_flush_stderr_sim_io_flush_stdout_sim_io_fstat_sim_io_get_errno_sim_io_init_sim_io_isatty_sim_io_lseek_sim_io_open_sim_io_poll_quit_sim_io_poll_read_sim_io_printf_sim_io_read_sim_io_read_stdin_sim_io_rename_sim_io_shutdown_sim_io_stat_sim_io_system_sim_io_time_sim_io_unlink_sim_io_vprintf_sim_io_write_sim_io_write_stderr_sim_io_write_stdout_sim_info_sim_load_file_sim_memopt_install_sim_module_add_info_fn_sim_module_add_init_fn_sim_module_add_resume_fn_sim_module_add_suspend_fn_sim_module_add_uninstall_fn_sim_module_info_sim_module_init_sim_module_install_sim_module_resume_sim_module_suspend_sim_module_uninstall_sim_post_argv_init_sim_pre_argv_init_sim_add_option_table_sim_args_command_sim_parse_args_sim_print_help_standard_install_profile_install_set_profile_option_mask_sim_profile_print_bar_sim_profile_set_option_sim_signal_to_host_sim_signal_to_target_debug_printf_trace_generic_trace_input0_trace_input_addr1_trace_input_bool1_trace_input_fp1_trace_input_fp2_trace_input_fp3_trace_input_fpu1_trace_input_fpu2_trace_input_fpu3_trace_input_word1_trace_input_word2_trace_input_word3_trace_input_word4_trace_install_trace_one_insn_trace_prefix_trace_printf_trace_result0_trace_result_addr1_trace_result_bool1_trace_result_fp1_trace_result_fp2_trace_result_fpu1_trace_result_string1_trace_result_word1_trace_result_word1_string1_trace_result_word2_trace_result_word4_trace_vprintf_access_to_str_map_to_str_sim_add_commas_sim_analyze_program_sim_cpu_lookup_sim_cpu_msg_prefix_sim_do_commandf_sim_elapsed_time_get_sim_elapsed_time_since_sim_io_eprintf_cpu_sim_state_alloc_sim_state_free_transfer_to_str_zalloc_sim_watchpoint_install_convert_convert_ps_fp_abs_fp_add_fp_add_r_fp_cmp_fp_div_fp_madd_fp_msub_fp_mul_fp_mul_r_fp_neg_fp_nmadd_fp_nmsub_fp_recip_fp_recip1_fp_recip2_fp_rsqrt_fp_rsqrt1_fp_rsqrt2_fp_sqrt_fp_sub_pack_ps_ps_lower_ps_upper_store_fcr_store_fpr_test_fcsr_update_fcsr_value_fcr_value_fpr_cop_ld_cop_lw_cop_sd_cop_sw_decode_coproc_dotrace_interrupt_event_mips_core_signal_mips_cpu_exception_resume_mips_cpu_exception_suspend_mips_cpu_exception_trigger_pr_addr_pr_uword64_signal_exception_sim_close_sim_create_inferior_sim_do_command_sim_fetch_register_sim_monitor_sim_open_sim_read_sim_store_register_sim_write_tracefh_unpredictable_action_mdmx_acc_op_mdmx_cc_op_mdmx_cpr_op_mdmx_pick_op_mdmx_rac_op_mdmx_round_op_mdmx_shuffle_mdmx_wach_mdmx_wacl_DSPHI_REGNUM_DSPLO_REGNUM_address_translation_cache_op_ifetch16_ifetch32_load_memory_pending_tick_prefetch_store_memory_sync_operation_sim_load_sim_engine_abort_sim_engine_get_run_state_sim_engine_halt_sim_engine_install_sim_engine_last_cpu_nr_sim_engine_next_cpu_nr_sim_engine_nr_cpus_sim_engine_restart_sim_engine_set_run_state_sim_engine_vabort_sim_stop_sim_resume_sim_stop_reason#1/20 1358962662 501 20 100644 15676 ` [all...]

Completed in 1157 milliseconds

OpenGrok