/external/dexmaker/src/dx/java/com/android/dx/dex/code/ |
VariableSizeInsn.java | 40 public final DalvInsn withOpcode(Dop opcode) {
|
/external/dexmaker/src/dx/java/com/android/dx/ssa/ |
NormalSsaInsn.java | 125 * @return the Rop opcode for this insn 218 Rop opcode = getOpcode(); local 220 if (opcode.getBranchingness() != Rop.BRANCH_NONE) { 227 switch (opcode.getOpcode()) {
|
/external/elfutils/libdw/ |
dwarf_getmacros.c | 91 unsigned int opcode = *readp++; local 97 switch (opcode) 137 mac.opcode = opcode;
|
/external/freetype/include/freetype/ |
fterrdef.h | 154 "invalid opcode" ) 168 "found debug opcode" ) 170 "found ENDF opcode in execution stream" ) 213 "opcode syntax error" )
|
/external/llvm/include/llvm/MC/ |
MCInst.h | 151 unsigned Opcode; 155 MCInst() : Opcode(0) {} 157 void setOpcode(unsigned Op) { Opcode = Op; } 158 unsigned getOpcode() const { return Opcode; }
|
/external/mesa3d/src/gallium/drivers/radeon/ |
R600InstrInfo.h | 49 bool isPlaceHolderOpcode(unsigned opcode) const; 50 bool isReductionOp(unsigned opcode) const; 51 bool isCubeOp(unsigned opcode) const; 61 virtual bool isMov(unsigned Opcode) const;
|
/external/mesa3d/src/gallium/drivers/svga/svgadump/ |
svga_shader_op.h | 28 * SVGA Shader Token Opcode Info
|
/external/mesa3d/src/gallium/state_trackers/d3d1x/d3d1xshader/src/ |
sm4_dump.cpp | 135 out << sm4_opcode_names[dcl.opcode]; 136 switch(dcl.opcode) 161 switch(dcl.opcode) 181 out << sm4_opcode_names[insn.opcode];
|
/external/mesa3d/src/mesa/drivers/dri/i965/ |
brw_shader.h | 32 uint32_t brw_math_function(enum opcode op);
|
/external/valgrind/main/none/tests/s390x/ |
op00.stderr.exp1 | 17 Illegal opcode at address 0x........
|
op00.stderr.exp2 | 17 Illegal opcode at address 0x........
|
op_exception.c | 1 /* zArchitecture specifies that operation exception(illegal opcode) is
|
/packages/apps/Stk/src/com/android/stk/ |
BootCompletedReceiver.java | 37 args.putInt(StkAppService.OPCODE, StkAppService.OP_BOOT_COMPLETED);
|
StkLauncherActivity.java | 34 args.putInt(StkAppService.OPCODE, StkAppService.OP_LAUNCH_APP);
|
/prebuilts/gcc/darwin-x86/arm/arm-eabi-4.6/lib/gcc/arm-eabi/4.6.x-google/plugin/include/ |
predict.def | 92 DEF_PREDICTOR (PRED_OPCODE_POSITIVE, "opcode values positive", HITRATE (79), 0) 93 DEF_PREDICTOR (PRED_OPCODE_NONEQUAL, "opcode values nonequal", HITRATE (71), 0) 95 DEF_PREDICTOR (PRED_TREE_OPCODE_POSITIVE, "opcode values positive (on trees)", HITRATE (73), 0) 96 DEF_PREDICTOR (PRED_TREE_OPCODE_NONEQUAL, "opcode values nonequal (on trees)", HITRATE (72), 0)
|
/prebuilts/gcc/darwin-x86/arm/arm-linux-androideabi-4.6/lib/gcc/arm-linux-androideabi/4.6.x-google/plugin/include/ |
predict.def | 92 DEF_PREDICTOR (PRED_OPCODE_POSITIVE, "opcode values positive", HITRATE (79), 0) 93 DEF_PREDICTOR (PRED_OPCODE_NONEQUAL, "opcode values nonequal", HITRATE (71), 0) 95 DEF_PREDICTOR (PRED_TREE_OPCODE_POSITIVE, "opcode values positive (on trees)", HITRATE (73), 0) 96 DEF_PREDICTOR (PRED_TREE_OPCODE_NONEQUAL, "opcode values nonequal (on trees)", HITRATE (72), 0)
|
/prebuilts/gcc/linux-x86/arm/arm-eabi-4.6/lib/gcc/arm-eabi/4.6.x-google/plugin/include/ |
predict.def | 92 DEF_PREDICTOR (PRED_OPCODE_POSITIVE, "opcode values positive", HITRATE (79), 0) 93 DEF_PREDICTOR (PRED_OPCODE_NONEQUAL, "opcode values nonequal", HITRATE (71), 0) 95 DEF_PREDICTOR (PRED_TREE_OPCODE_POSITIVE, "opcode values positive (on trees)", HITRATE (73), 0) 96 DEF_PREDICTOR (PRED_TREE_OPCODE_NONEQUAL, "opcode values nonequal (on trees)", HITRATE (72), 0)
|
/prebuilts/gcc/linux-x86/arm/arm-linux-androideabi-4.6/lib/gcc/arm-linux-androideabi/4.6.x-google/plugin/include/ |
predict.def | 92 DEF_PREDICTOR (PRED_OPCODE_POSITIVE, "opcode values positive", HITRATE (79), 0) 93 DEF_PREDICTOR (PRED_OPCODE_NONEQUAL, "opcode values nonequal", HITRATE (71), 0) 95 DEF_PREDICTOR (PRED_TREE_OPCODE_POSITIVE, "opcode values positive (on trees)", HITRATE (73), 0) 96 DEF_PREDICTOR (PRED_TREE_OPCODE_NONEQUAL, "opcode values nonequal (on trees)", HITRATE (72), 0)
|
/external/chromium_org/sandbox/win/src/ |
policy_opcodes_unittest.cc | 87 // This opcode always evaluates to true. 92 // This opcode always evaluates to false. 105 // any particular opcode evaluation so no need to repeat for all 124 // Testing that the opcode maker does not overrun the 138 // There should be no room more another opcode: 145 // Testing that the opcode maker does not overrun the 168 // There should be no room more another opcode:
|
/external/chromium_org/third_party/mesa/src/src/gallium/auxiliary/gallivm/ |
lp_bld_tgsi_info.c | 215 switch (inst->Instruction.Opcode) { 264 if (inst->Instruction.Opcode == TGSI_OPCODE_MOV) { 267 } else if (inst->Instruction.Opcode == TGSI_OPCODE_MUL) { 301 * Clear all temporaries information in presence of a control flow opcode. 304 switch (inst->Instruction.Opcode) { 428 if (inst->Instruction.Opcode == TGSI_OPCODE_END || 429 inst->Instruction.Opcode == TGSI_OPCODE_BGNSUB) {
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/r300/compiler/tests/ |
rc_test_helpers.c | 297 struct match_info Opcode; 334 tokens.Opcode.String = inst_str + matches[1].rm_so; 335 tokens.Opcode.Length = match_length(matches, 1); 347 if (strncmp(tokens.Opcode.String, info->Name, tokens.Opcode.Length)) { 350 inst->U.I.Opcode = info->Opcode;
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/r300/ |
r300_tgsi_to_rc.c | 32 static unsigned translate_opcode(unsigned opcode) 34 switch(opcode) { 143 fprintf(stderr, "r300: Unknown TGSI/RC opcode: %s\n", tgsi_get_opcode_name(opcode)); 277 dst->U.I.Opcode = translate_opcode(src->Instruction.Opcode); 372 if (inst->Instruction.Opcode == TGSI_OPCODE_END) {
|
/external/chromium_org/third_party/mesa/src/src/mesa/drivers/dri/i965/ |
brw_vec4_copy_propagation.cpp | 42 return (inst->opcode == BRW_OPCODE_MOV && 54 return (inst->opcode != BRW_OPCODE_DO && 55 inst->opcode != BRW_OPCODE_WHILE && 56 inst->opcode != BRW_OPCODE_ELSE && 57 inst->opcode != BRW_OPCODE_ENDIF); 93 switch (inst->opcode) { 107 if (inst->opcode == BRW_OPCODE_MUL &&
|
/external/llvm/lib/Transforms/Utils/ |
BypassSlowDivision.cpp | 231 unsigned Opcode = J->getOpcode(); 232 bool UseDivOp = Opcode == Instruction::SDiv || Opcode == Instruction::UDiv; 233 bool UseRemOp = Opcode == Instruction::SRem || Opcode == Instruction::URem; 234 bool UseSignedOp = Opcode == Instruction::SDiv || 235 Opcode == Instruction::SRem;
|
/external/mesa3d/src/gallium/auxiliary/gallivm/ |
lp_bld_tgsi_info.c | 215 switch (inst->Instruction.Opcode) { 264 if (inst->Instruction.Opcode == TGSI_OPCODE_MOV) { 267 } else if (inst->Instruction.Opcode == TGSI_OPCODE_MUL) { 301 * Clear all temporaries information in presence of a control flow opcode. 304 switch (inst->Instruction.Opcode) { 428 if (inst->Instruction.Opcode == TGSI_OPCODE_END || 429 inst->Instruction.Opcode == TGSI_OPCODE_BGNSUB) {
|