OpenGrok
Home
Sort by relevance
Sort by last modified time
Full Search
Definition
Symbol
File Path
History
|
|
Help
Searched
full:x20
(Results
726 - 750
of
6048
) sorted by null
<<
21
22
23
24
25
26
27
28
29
30
>>
/prebuilts/ndk/8/platforms/android-8/arch-arm/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/8/platforms/android-9/arch-arm/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/8/platforms/android-9/arch-mips/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/8/platforms/android-9/arch-x86/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-14/arch-arm/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-14/arch-mips/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-14/arch-x86/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-18/arch-arm/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-18/arch-mips/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-18/arch-x86/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-3/arch-arm/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-4/arch-arm/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-5/arch-arm/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-8/arch-arm/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-9/arch-arm/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-9/arch-mips/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]
/prebuilts/ndk/9/platforms/android-9/arch-x86/usr/include/linux/
pci_regs.h
23
#define PCI_COMMAND_VGA_PALETTE 0
x20
32
#define PCI_STATUS_66MHZ 0
x20
67
#define PCI_BASE_ADDRESS_4 0
x20
105
#define PCI_MEMORY_BASE 0
x20
127
#define PCI_BRIDGE_CTL_MASTER_ABORT 0
x20
139
#define PCI_CB_MEMORY_LIMIT_0 0
x20
157
#define PCI_CB_BRIDGE_CTL_MASTER_ABORT 0
x20
240
#define PCI_SID_ESR_FIC 0
x20
300
#define PCI_EXP_DEVCAP_EXT_TAG 0
x20
326
#define PCI_EXP_DEVSTA_TRPND 0
x20
[
all
...]