Home | History | Annotate | Download | only in AArch64

Lines Matching full:ror

769 // (shifted register)" instructions *do* have an ROR variant.
770 defm ror_operand : shift_operands<"ror_operand", "ROR">;
1719 // LSR, ASR, ROR
1789 defm RORV : dp_2src_zext<0b001011, "ror", rotr>;
1808 def ROR_menmonic : MnemonicAlias<"rorv", "ror">;
1929 // Contains: EXTR + alias ROR
1946 def : InstAlias<"ror $Rd, $Rs, $LSB",
1948 def : InstAlias<"ror $Rd, $Rs, $LSB",