Lines Matching refs:FalseReg
1722 // The tie makes the register allocator ensure the FalseReg is allocated the1724 MachineOperand FalseReg = MI->getOperand(Invert ? 2 : 1);1725 FalseReg.setImplicit();1726 NewMI.addOperand(FalseReg);