Home | History | Annotate | Download | only in ARM

Lines Matching refs:Or

242   // Look to see if our OptionalDef is defining CPSR or CCR.
255 // If we're a thumb2 or not NEON function we were handled via isPredicable.
276 // Do we use a predicate? or...
788 // If this is a type than can be sign or zero-extended to a basic operation
1487 // We have i1, i8, or i16, we need to either zero extend or sign extend.
1652 // f64->s32/u32 or f32->s32/u32 both need an intermediate f32 reg.
1792 case ISD::OR:
2150 // Perform extension if flagged as either zext or sext. Otherwise, do
2203 // like computed function pointers or strange arguments at call sites.
2641 uint32_t Imm : 8; // All instructions have either a shift or a mask.
2714 // Either one or two instructions are emitted.
2772 // or SelectionDAG ISel.
2788 // is zero or greater than the width of the value type.
2853 case Instruction::Or:
2854 return SelectBinaryIntOp(I, ISD::OR);
2925 // Combine load followed by zero- or sign-extend.