Home | History | Annotate | Download | only in ARM

Lines Matching refs:VUZP

1060   case ARMISD::VUZP:          return "ARMISD::VUZP";
3836 /// vuzp: = [k0 k1 k2 k3 k0 k1 k2 k3] each ki is 8-bits)
3846 return DAG.getNode(ARMISD::VUZP, DL, VT8Bit, N3, N3);
3904 SDValue N2 = DAG.getNode(ARMISD::VUZP, DL, VT16Bit, N1, N1);
4472 // VUZP.32 for 64-bit vectors is a pseudo-instruction alias for VTRN.32.
4499 // VUZP.32 for 64-bit vectors is a pseudo-instruction alias for VTRN.32.
5007 OP_VUZPL, // VUZP, left result
5008 OP_VUZPR, // VUZP, right result
5053 return DAG.getNode(ARMISD::VUZP, dl, DAG.getVTList(VT, VT),
5182 return DAG.getNode(ARMISD::VUZP, dl, DAG.getVTList(VT, VT),
5192 return DAG.getNode(ARMISD::VUZP, dl, DAG.getVTList(VT, VT),