Lines Matching full:ror
47 assert (!(ShOpc == ARM_AM::ror && !ShImm) && "Cannot have ror #0");337 // REG REG 0,SH_OPC - e.g. R5, ROR R31247 O << ", ror "1251 default: assert (0 && "illegal ror immediate!");