Home | History | Annotate | Download | only in X86

Lines Matching full:is64bit

94   : X86GenInstrInfo((tm.getSubtarget<X86Subtarget>().is64Bit()
97 (tm.getSubtarget<X86Subtarget>().is64Bit()
1381 if (!TM.getSubtarget<X86Subtarget>().is64Bit())
1855 if (TM.getSubtarget<X86Subtarget>().is64Bit()) {
1911 if (TM.getSubtarget<X86Subtarget>().is64Bit())
1981 bool is64Bit = TM.getSubtarget<X86Subtarget>().is64Bit();
2034 unsigned Opc = is64Bit ? X86::LEA64_32r : X86::LEA32r;
2061 return is64Bit ? convertToThreeAddressWithLEA(MIOpc, MFI, MBBI, LV) : 0;
2076 : (is64Bit ? X86::LEA64_32r : X86::LEA32r);
2096 return is64Bit ? convertToThreeAddressWithLEA(MIOpc, MFI, MBBI, LV) : 0;
2106 : (is64Bit ? X86::LEA64_32r : X86::LEA32r);
2128 return is64Bit ? convertToThreeAddressWithLEA(MIOpc, MFI, MBBI, LV) : 0;
2142 Opc = is64Bit ? X86::LEA64_32r : X86::LEA32r;
2179 return is64Bit ? convertToThreeAddressWithLEA(MIOpc, MFI, MBBI, LV) : 0;
2211 unsigned Opc = is64Bit ? X86::LEA64_32r : X86::LEA32r;
2234 return is64Bit ? convertToThreeAddressWithLEA(MIOpc, MFI, MBBI, LV) : 0;
2946 TM.getSubtarget<X86Subtarget>().is64Bit()) {
3014 if (TM.getSubtarget<X86Subtarget>().is64Bit())
4129 if (TM.getSubtarget<X86Subtarget>().is64Bit())
4629 if (TM.getSubtargetImpl()->is64Bit()) {
4837 assert(!TM.getSubtarget<X86Subtarget>().is64Bit() &&
5027 assert(!TM->getSubtarget<X86Subtarget>().is64Bit() &&
5143 const bool is64Bit = TM->getSubtarget<X86Subtarget>().is64Bit();
5149 is64Bit ? X86::RAX : X86::EAX)
5164 const bool is64Bit = TM->getSubtarget<X86Subtarget>().is64Bit();
5169 *TLSBaseAddrReg = RegInfo.createVirtualRegister(is64Bit
5178 .addReg(is64Bit ? X86::RAX : X86::EAX);