Home | History | Annotate | Download | only in AArch64

Lines Matching refs:msr

3199         msr daifset, x4
3200 msr spsel, #-1
3201 msr spsel #-1
3202 msr daifclr, #16
3204 // CHECK-ERROR-NEXT: msr daifset, x4
3207 // CHECK-ERROR-NEXT: msr spsel, #-1
3210 // CHECK-ERROR-NEXT: msr spsel #-1
3213 // CHECK-ERROR-NEXT: msr daifclr, #16
3391 // For the MSR/MRS instructions, first make sure read-only and
3393 msr MDCCSR_EL0, x12
3394 msr DBGDTRRX_EL0, x12
3395 msr MDRAR_EL1, x12
3396 msr OSLSR_EL1, x12
3397 msr DBGAUTHSTATUS_EL1, x12
3398 msr MIDR_EL1, x12
3399 msr CCSIDR_EL1, x12
3400 msr CLIDR_EL1, x12
3401 msr CTR_EL0, x12
3402 msr MPIDR_EL1, x12
3403 msr REVIDR_EL1, x12
3404 msr AIDR_EL1, x12
3405 msr DCZID_EL0, x12
3406 msr ID_PFR0_EL1, x12
3407 msr ID_PFR1_EL1, x12
3408 msr ID_DFR0_EL1, x12
3409 msr ID_AFR0_EL1, x12
3410 msr ID_MMFR0_EL1, x12
3411 msr ID_MMFR1_EL1, x12
3412 msr ID_MMFR2_EL1, x12
3413 msr ID_MMFR3_EL1, x12
3414 msr ID_ISAR0_EL1, x12
3415 msr ID_ISAR1_EL1, x12
3416 msr ID_ISAR2_EL1, x12
3417 msr ID_ISAR3_EL1, x12
3418 msr ID_ISAR4_EL1, x12
3419 msr ID_ISAR5_EL1, x12
3420 msr MVFR0_EL1, x12
3421 msr MVFR1_EL1, x12
3422 msr MVFR2_EL1, x12
3423 msr ID_AA64PFR0_EL1, x12
3424 msr ID_AA64PFR1_EL1, x12
3425 msr ID_AA64DFR0_EL1, x12
3426 msr ID_AA64DFR1_EL1, x12
3427 msr ID_AA64AFR0_EL1, x12
3428 msr ID_AA64AFR1_EL1, x12
3429 msr ID_AA64ISAR0_EL1, x12
3430 msr ID_AA64ISAR1_EL1, x12
3431 msr ID_AA64MMFR0_EL1, x12
3432 msr ID_AA64MMFR1_EL1, x12
3433 msr PMCEID0_EL0, x12
3434 msr PMCEID1_EL0, x12
3435 msr RVBAR_EL1, x12
3436 msr RVBAR_EL2, x12
3437 msr RVBAR_EL3, x12
3438 msr ISR_EL1, x12
3439 msr CNTPCT_EL0, x12
3440 msr CNTVCT_EL0, x12
3441 msr PMEVCNTR31_EL0, x12
3442 msr PMEVTYPER31_EL0, x12
3444 // CHECK-ERROR-NEXT: msr MDCCSR_EL0, x12
3447 // CHECK-ERROR-NEXT: msr DBGDTRRX_EL0, x12
3450 // CHECK-ERROR-NEXT: msr MDRAR_EL1, x12
3453 // CHECK-ERROR-NEXT: msr OSLSR_EL1, x12
3456 // CHECK-ERROR-NEXT: msr DBGAUTHSTATUS_EL1, x12
3459 // CHECK-ERROR-NEXT: msr MIDR_EL1, x12
3462 // CHECK-ERROR-NEXT: msr CCSIDR_EL1, x12
3465 // CHECK-ERROR-NEXT: msr CLIDR_EL1, x12
3468 // CHECK-ERROR-NEXT: msr CTR_EL0, x12
3471 // CHECK-ERROR-NEXT: msr MPIDR_EL1, x12
3474 // CHECK-ERROR-NEXT: msr REVIDR_EL1, x12
3477 // CHECK-ERROR-NEXT: msr AIDR_EL1, x12
3480 // CHECK-ERROR-NEXT: msr DCZID_EL0, x12
3483 // CHECK-ERROR-NEXT: msr ID_PFR0_EL1, x12
3486 // CHECK-ERROR-NEXT: msr ID_PFR1_EL1, x12
3489 // CHECK-ERROR-NEXT: msr ID_DFR0_EL1, x12
3492 // CHECK-ERROR-NEXT: msr ID_AFR0_EL1, x12
3495 // CHECK-ERROR-NEXT: msr ID_MMFR0_EL1, x12
3498 // CHECK-ERROR-NEXT: msr ID_MMFR1_EL1, x12
3501 // CHECK-ERROR-NEXT: msr ID_MMFR2_EL1, x12
3504 // CHECK-ERROR-NEXT: msr ID_MMFR3_EL1, x12
3507 // CHECK-ERROR-NEXT: msr ID_ISAR0_EL1, x12
3510 // CHECK-ERROR-NEXT: msr ID_ISAR1_EL1, x12
3513 // CHECK-ERROR-NEXT: msr ID_ISAR2_EL1, x12
3516 // CHECK-ERROR-NEXT: msr ID_ISAR3_EL1, x12
3519 // CHECK-ERROR-NEXT: msr ID_ISAR4_EL1, x12
3522 // CHECK-ERROR-NEXT: msr ID_ISAR5_EL1, x12
3525 // CHECK-ERROR-NEXT: msr MVFR0_EL1, x12
3528 // CHECK-ERROR-NEXT: msr MVFR1_EL1, x12
3531 // CHECK-ERROR-NEXT: msr MVFR2_EL1, x12
3534 // CHECK-ERROR-NEXT: msr ID_AA64PFR0_EL1, x12
3537 // CHECK-ERROR-NEXT: msr ID_AA64PFR1_EL1, x12
3540 // CHECK-ERROR-NEXT: msr ID_AA64DFR0_EL1, x12
3543 // CHECK-ERROR-NEXT: msr ID_AA64DFR1_EL1, x12
3546 // CHECK-ERROR-NEXT: msr ID_AA64AFR0_EL1, x12
3549 // CHECK-ERROR-NEXT: msr ID_AA64AFR1_EL1, x12
3552 // CHECK-ERROR-NEXT: msr ID_AA64ISAR0_EL1, x12
3555 // CHECK-ERROR-NEXT: msr ID_AA64ISAR1_EL1, x12
3558 // CHECK-ERROR-NEXT: msr ID_AA64MMFR0_EL1, x12
3561 // CHECK-ERROR-NEXT: msr ID_AA64MMFR1_EL1, x12
3564 // CHECK-ERROR-NEXT: msr PMCEID0_EL0, x12
3567 // CHECK-ERROR-NEXT: msr PMCEID1_EL0, x12
3570 // CHECK-ERROR-NEXT: msr RVBAR_EL1, x12
3573 // CHECK-ERROR-NEXT: msr RVBAR_EL2, x12
3576 // CHECK-ERROR-NEXT: msr RVBAR_EL3, x12
3579 // CHECK-ERROR-NEXT: msr ISR_EL1, x12
3582 // CHECK-ERROR-NEXT: msr CNTPCT_EL0, x12
3585 // CHECK-ERROR-NEXT: msr CNTVCT_EL0, x12
3588 // CHECK-ERROR-NEXT: msr PMEVCNTR31_EL0, x12
3591 // CHECK-ERROR-NEXT: msr PMEVTYPER31_EL0, x12